2013 17th CSI International Symposium on Computer Architecture and Digital Systems

(CADS 2013)

Tehran, Iran
30 – 31 October 2013
# Table of Contents


Message from the Chairs ................................................................. IX
Organizing Committee .................................................................. X
Program Committee ...................................................................... XI

**Keynote 1:** Cryptographic System Implementations, *Thanos Stouraitis* ................................................................. XIII

**Keynote 2:** Gaussian and EJ Networks - Some Efficient Interconnection

Topologies for Parallel Systems, *Bella Bose* ......................................................... XV

**Keynote 3:** A Holistic Approach for building MPSoCs, *Jordi Carrabina* ................................................................. XVII

## Session 1: GPU

ISP: Using Idle SMs in Hardware-based Prefetching ......................................................... 3
*Hajar Falahati, Mania Abdi, Amirali Baniasadi, and Shaahin Hessabi*

Parallelized Computation for Edge Histogram Descriptor using CUDA on the Graphics Processing Units (GPU) ........................................... 9
*Alireza Ahmadi Mohammadabadi, Abdolah Chalechale, and Hadis Heidari*

A Statistical Performance Prediction Model for OpenCL Kernels on NVIDIA GPUs ................................................................. 15
*Ali Karami, Sayyed Ali Mirsoleimani, and Farshad Khunjush*

## Session 2: Arithmetic

New Approximate Multiplier for Low Power Digital Signal Processing ................................................................. 25
*Farzad Farshchi, Muhammad Saeed Abrishami, and Sied Mehdi Fakhraie*

Improved modulo \((2^n \pm 3)\) multipliers ................................................................. 31
*Hamidreza Ahmadifar and Ghassem Jaberipur*
Session 3: VLSI/Quantum Circuit Design

A New Sub-300mV 8T SRAM Cell Design in 90nm CMOS
Ghasem Pasandi and Sied Mehdi Fakhraie

A Novel Circuit Topology for Clock-Gating-Cell Suitable for Sub/Near-Threshold Designs
Mehrzad Nejat, Mojtaba Mohammadzadeh, Mehdi Sedighi, and Morteza Saheb Zamani

A Hierarchical Layout Generation Method for Quantum Circuits
Mina Chookhachizadeh Moghadam, Naser Mohammadzadeh, Mehdi Sedighi, and Morteza Saheb Zamani

Simultaneous Improvement of Area, Delay, and Fault Tolerance in Quantum Circuits
Zahra Nabizadeh, Mehdi Sedighi, and Morteza Saheb Zamani

Session 4: Dependable and Fault-Tolerant Systems

On Endurance of Erasure Codes in SSD-based Storage Systems
Saeideh Alinezhad Chamazcoti, Seyed Ghassem Miremadi, and Hossein Asadi

Neutralizing a Design-for-Hardware-Trust Technique
Seyed Mohammad Hossein Shekarian, Morteza Saheb Zamani, Shirin Alami

Session 5: On-chip Systems and Networks

Using Binary-Reflected Gray Coding for Crosstalk Mitigation of Network on Chip
Zahra Shirmohammadi and Seyed Ghassem Miremadi

In-Order Delivery Approach for 3D NoCs
Masoumeh Ebrahimi, Xin Chang†, Masoud Daneshtalab, Juha Plosila

Fault-tolerant Method with Distributed Monitoring and Management Technique for 3D Stacked Meshes
Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen

A Platform for Multi Reconfigurable Instruction Set Processor System on Chip (MRPSoC)
Rahim Soleymanpour and Siamak Mohammadi

Session 6: Miscellaneous

Target Position Estimation with Mobile Adaptive Network with Selective Cooperation
Amin Lotfzad pak, Shahrood Aghazadeh, Amir Rastegarnia, and Azam Khalili

Effect of Pre-processing on Satellite Image Fusion
Yoonsuk Choi, Ershad Sharifahmadian, and Shahram Latifi
An Adaptive Temperature Threshold Schema for Dynamic Thermal Management of Multi-Core Processors

Bagher Salami, Mohammadreza Baharani, and Hamid Noori

Improved Performance and Resource Usage of FPGA using Resource-aware Design; the Case of a Decimal Array Multiplier

Adel Hosseiny, Saba Amanollahi, Reza Hashemi, and Ali Jahanian

Efficient I-out-of-3 Binary Signed-Digit Multiplier for the moduli set \( \{2^n-1, 2^n, 2^n+1\} \)

Maryam Saremi and Somayeh Timarchi

Communication-aware and Energy-efficient Resource Provisioning for Real-Time Cloud Services

Aboozar Rajabi, Hamid Reza Faragardi, and Nasser Yazdani

RF Resource Planning in Application Specific Integrated Circuits to Improve Timing Closure

Ali Mohammad Zarei and Ali Jahanian

A Novel Test Strategy and Fault-Tolerant Routing Algorithm for NoC Routers

Sanaz Sadat Alamian, Raminfallahzadeh, Shaahin Hessabi, and Javad Alirezaie

High Throughput Multi Pipeline Packet Classifier on FPGA

Rashid Isvand Khatami and Mahmood Ahmadi

Design and performance evaluation of a low cost Full Protected CMOS Latch

Saeideh Shirinzadeh and Rahebeh Niaraki Asli

Poster Papers

Design Contest

Blokus Duo Game on FPGA

Ali Jahanshahi, MohammadKazem Taram, and Nariman Eskandari

Maestro: A High Performance AES Encryption/Decryption System

Mehrdad Biglari, Ehsan Qasemi, and Behnaz Pourmohseni

Author’s Index