2013 IEEE 26th International SOC Conference

(SOCC 2013)

Erlangen, Germany
4-6 September 2013
TABLE OF CONTENTS

Welcome   4  
  Norbert Schuhmann, Fraunhofer IIS, General Chair

Technical Program   7  
  Kaijian Shi, Cadence Design Systems, Technical Program Chair

Keynote: "The Roadway to Innovation"   29  
  Ron Martino, Vice President, Automotive MCU Product Group, Freescale Semiconductor

Plenary: "The pig in the poke? – Strategies to avoid unpleasant surprises with IP on your SoC"   30  
  Carsten Elgert, Product Marketing Director IP-Group, Cadence Design Systems

Plenary: "Visions of future SoC Design: Why heterogeneous Architectures and Power matter"   31  
  Volker Politz, Vice President of Business Development  Imagination, Inc., USA
Session WA1A: Design for Testability, and Manufacturability

Chair: Andrew Marshall, University Dallas at Texas

WA1A.1 Design OF 2xVDD logic gates with only 1xVDD devices in nanoscale CMOS technology
Po-Yen Chiu and Ming-Dou Ker
National Chiao Tung University, Taiwan

WA1A.2 An Optimal Design of a Fault Tolerant Reversible Multiplier
Lafifa Jamal, Md. Mushfiqur Rahman, Hafiz Md Hasan Babu
University of Dhaka, Bangladesh

WA1A.3 Layout regularity metric as a fast indicator of high variability circuits
Esraa Swillam¹, Kareem Madkour², Mohab Anis³
¹Mentor Graphics, ²Mentor Graphics, University of Waterloo, ³American University in Cairo

Session WA1B: Biomedical Circuits and Systems

Chair: Ken Hsu, Rochester Institute of Technology

WA1B.1 Architecture and Circuit design of parallel processing elements for De Novo sequence assembly
Yu-Long Huang, Chun-Shen Liu, Yu-Cheng Li, Yi-Chang Lu
National Taiwan University

WA1B.2 UWB Receiver for Breast Cancer Detection: Comparison Between Two Different Approaches
Xiaolu Guo, Mario R. Casu, Mariagrazia Graziano, Maurizio Zamboni
Politecnico di Torino

WA1B.3 A New Data Acquisition Design for Breast Cancer Detection System
Dung Nguyen¹, Kui Ren², Janet Roveda³
¹Univ. of Arizona, ²State University of New York
Session WP1A: Wireline and Wireless Communication Circuits and Systems

Chair: Abbes Amira, University of the West of Scotland

WP1A.1 A 72dBMΩ 11.43mA Novel CMOS Regulated Cascode TIA for 3.125Gb/s Optical Communications 68
Young-Ho Kim and Sang-Soo Lee
Electronics and Telecommunications Research Institute (ETRI)

WP1A.2 PKF: A communication cost reduction schema based on Kalman filter and data prediction for wireless sensor networks 73
Yanqiu Huang and Alberto Garcia-Ortiz
University of Bremen

WP1A.3 A 6Gb/s 40dB Burst-Mode Digitally Adaptive Equalizer with Reference-Calibrated Overshoot Control 79
Sheng-Kai You, Po-Hsuan Chang, Chia-Ming Tsai
National Chiao Tung University

WP1A.4 Adaptive driver with automatic sense and calibration in CMOS 40LP 83
Sushrant Monga
IIT Delhi

Session WP1B - Green Circuits, Systems, and Design Methodologies

Chair: Thomas Büchner, IBM

WP1B.1 Sub-10μW CMOS wake-up receiver IP for green SoC design 88
Heinrich Milosiu and Frank Oehler
Fraunhofer IIS

WP1B.2 A dual-edged triggered explicit pulsed level converting Flip-Flop with a wide operation range 92
Mei-Wei Chen¹, Ming-Hung Chang¹, Pei-Chen Wu¹, Yi-Ping Kao¹, Chun-Lin Yang¹, Yuan-Hua Chu¹, Wei Hwang¹
¹National Chiao Tung University, ²Industrial Technology Research Institute

WP1B.3 An Efficient Approach for Designing a Reversible Fault Tolerant n-Bit Carry Look-Ahead Adder 98
Hafiz Md Hasan Babu and Lofijfa Jamal
University of Dhaka, Bangladesh
Session WP2A - Embedded Systems, Multi/Many Core Systems and Embedded Memory Technologies

Chair: Kaiming Ho, Fraunhofer IIS

WP2A.1 Method for Resolving Simultaneous Same Row Access in Dual-Port 8T SRAM with Asynchronous Dual-Clock Operation  105
Nan-Chun Lien, Ching-Te Chuang, Wen-Rong Wu
National Chiao Tung University

WP2A.2 A 40nm 1.0Mb 6T Pipeline SRAM with Digital-Based Bit-Line Under-Drive, Three-Step-Up Word-Line, Adaptive Data-Aware Write-Assist with VCS Tracking and Adaptive Voltage Detector for Boosting Control  110
Wei-Nan Liao1, Nan-Chun Lien1, Chi-Shin Chang1, Li-Wei Chu1, Hao-I Yang1, Ching-Te Chuang1, Shyh-Jye Jou1, Wei Hwang1, Ming-Hsien Tu2, Huan-Shun Huang2, Jian-Hao Wang2, Paul-Sen Kan2, Yong-Jyun Hu2
1National Chiao Tung University, 2Faraday Technology Corporation

WP2A.3 A BCH decoding architecture with mixed parallelization degrees for flash controller applications  116
Jens Spinner1, Jürgen Freudenberg1, Christoph Baumhof2, Axel Mehnert2, Richard Willems2
1University of Applied Sciences, Konstanz, Germany, 2Hyperstone GmbH, Konstanz, Germany

Session WP2B - Digital Signal Processing (DSP) Circuits and Systems

Chair: Andrew Marshall, University of Dallas at Texas

WP2B.1 Development of Advanced Diagnostic Functions in Very High Volume Automotive Sensor Applications  123
Martin Krey, Daniel Sabotta, Fabian Zahn, Karl-Ragmar Riemschneider, Rasmus Rettig
Hamburg University of Applied Sciences

WP2B.2 Light field data processor design for depth estimation using confidence-assisted disparities  129
Shih-Chieh Fan Chiang, Po-Hsiang Hsu, Yi-Chang Lu
National Taiwan University

WP2B.3 Analysis and implementation of Discrete Wavelet Transform for compressing four-dimensional light field data  134
Chun-Liang Kuo, Yang-Yao Lin, Yi-Chang Lu
National Taiwan University

"The MP3 Story and More: Perceptual Audio Coding from its Beginnings To the Present"  139
Jurgen Herre
University Erlangen-Nuernberg
International Audio Labs Erlangen
Session TT1A - **Embedded Tutorial**

*Chair: Thomas Büchner, IBM*

**Methodology for Designing Reliable Clock Networks**  
*Prof. Dr. Taewhan Kim, Seoul National Univ., Korean*

Session TT1B - **Embedded Tutorial**

*Chair: Yuejian Wu, Infinera*

**The Uncertain End to Silicon**  
*Prof. Dr. Andrew Marshall, The University of Texas at Dallas and Dr. Karan Bhatia, Texas Instruments*

Session TPL1 - **Plenary Session**

*Chair: Kaijian Shi, Cadence Design Systems*

**Processor-To-Memory Interface Design Methodologies for Energy and Performance Efficiencies**  
*Bill Huffman, Chief Architect, Tensilica*
Session TA1A - **System Level Design Methodology and tools**

*Chair: Gerd Ascheid, University Aachen RWTH*

**TA1A.1 Multiple Terminal Reduction Method** 147  
Goro Suzuki  
University of Kitakyu-shu, Japan

**TA1A.2 High-level TSV Resource Sharing and Optimization for TSV Based 3D IC Designs** 153  
Byunghyun Lee¹ and Taewhan Kim²  
¹Samsung Electronics Co. Ltd, ²Seoul National University

**TA1A.3 Latency-Optimization Synthesis with ModuleSelection for Digital Microfluidic Biochips** 159  
Chia-Hung Liu, Kuang-Cheng Liu, Juinn-Dar Huang  
National Chiao Tung University

Session TA1B - **Analog and Mixed-Signal Circuits and Systems**

*Chair: Karan Batia, Texas Instruments*

**TA1B.1 ViLoCoN - An Ultra Lightweight Lossless VLSIVideo Codec** 172  
Ran Manevich, Shani Rehana, Or Turgeman, Avinoam Kolodny  
Technion - Israel Institute of Technology

**TA1B.2 Advanced Clock Schemes with Dead Time Techniques for High Voltage Charge Pumps** 166  
Lufei Shen and Klaus Hofmann  
TU Darmstadt

**TA1B.3 Power Aware Transformation of Bandlimited Signals** 178  
Prakash Krishnamoorthy and Ramesh Tekumalla  
LSI Corporation

**TA1B.4 Treat thy secondary (almost) like thyprimary-a fair arbiter in master-slave configuration** 184  
Ballori Banerjee and Jim Vomero  
LSI Corporation
Session TP1A - **Reconfigurable and Programmable Circuits and Systems**

*Chair: Oliver Sander, Karlsruhe Institute of Technology*

**TP1A.1 A Wide Range Programmable Duty Cycle Corrector**

Ashok Jaiswal, Yuan Fang, Kashif Nawaz, Klaus Hofmann  
TU Darmstadt

**TP1A.2 MORPACK CUBE: A portable 3D PORTABLE MORPACK heterogeneous system integration platform for Bluetooth application**

Chun-Chieh Chiu, Chih-Hsing Lin, Chih-Chyau Yang, Chih-Ting Kuo, Gang-Neng Sung, Chun-Ming Huang, Chien-Ming Wu, National Chip Implementation Center

**TP1A.3 Real-Time efficient FPGA implementation of AES algorithm**

Mazen El Maraghy¹, Salma Hesham¹, Mohamed Abd El Ghany²  
¹German University in Cairo, ²German University in Cairo and TU Darmstadt

Session TP1B **Network on Chip (NoC), Interconnects, and 3D-IC**

*Chair: Sao-Jie Chen, National Taiwan University*

**TP1B.1 Novel Time-Multiplexing Bidirectional On-chip Network**

Chun-Jen Wei¹, Yi-Yao Weng², Wen-Chung Tsai³, Sao-Jie Chen⁴, Yu-Hen Hu⁴  
¹Department of Electrical Engineering, National Taiwan University; ²Graduate Institute of Electronics Engineering, National Taiwan University; ³Information and Communications Research Lab., Industrial Technology Research Institute; ⁴Department of Electrical and Computer Engineering, University of Wisconsin, Madison

**TP1B.2 Coding Algorithms for Networks on Chip**

Ayman Salem¹, Mohamed Abd El Ghany², Klaus Hofmann²  
¹German University in Cairo, TU Darmstadt; ²TU Darmstadt

**TP1B.3 High-Performance Adaption of ARM Processors into Network-on-Chip Architectures**

Xuan-Tu Tran, Tung Nguyen, Duy-Hieu Bui, Hai-Phong Phan, Trong-Trinh Nguyen  
Vietnam National University, Hanoi
Panel Discussion

Chair: Andrew Marshall, University of Dallas at Texas
and
Yuejian Wu, Infinera

What is the most important challenge in today’s SOC design? N/A

Session TPL2 - Plenary Session

Chair: Norbert Schuhmann, Fraunhofer IIS

Power-Centric Timing Optimization for Low Power CPU Hardening 229
Jon Young, Director Design Consulting, Synopsys Inc., UK

Poster session and reception

Chair: Norbert Schuhmann, Fraunhofer IIS
CoChair: Kaijian Shi, Cadence Design Systems

P1 Effective Signal Region based Analog Mixed Signal Design Considering Variations and Applications 233
Janet Roveda1, Dung Nguyen1, Linda Powers1, Kui Ren2, Jerie Fairbanks1
1Univ. of Arizona, 2State Univ. of New York

P2 DLL-Based Programmable Clock Multiplier Using Differential Toggle-Pulsed Latch 239
Chorng-Sii Hwang1, Ting-Li Chu1, Po-Hsun Chen2
1National Yunlin University of Science and Technology, 2Industrial Technology Research Institute

P3 Design For Testability automation of mixed-signal integrated circuits 244
Sergey Mosin
Vladimir State University
P5  Scalable system map library for address map and data integrity verification  
Prashanth Srinivasa  
LSI Corporation India R&D Pvt Ltd

P6  A novel approach to design a reversible shifter circuit using DNA  
Tanvir Ahmed and Hafiz Md Hasan Babu  
University of Dhaka, Bangladesh

P7  Sealed Mask ROM Wafer with 5 mm Magnetic Resonant Coupling for Long-term Digital Data Preservation  
Hiroyuki Ochi1, Toshihiko Ota2, Ataru Yamaoka2, Hiromasa Watanabe2, Yohei Kondo2, Nobuyuki Tokuda2, Hiroyuki Taguchi2, Taketoshi Matsumoto1, Tomoki Akai1, Hikaru Kobayashi1, Shigeki Imai3  
1Ritsumeikan University, 2Sharp Takaya Electronic Industry Co., Ltd., 3Osaka University

P8  Implementation and performance analysis of variable latency adders  
Ali Sayyed, Luciano Lavagno, Shah Khalid, Najeeb Ur Rahman  
Electronics Department, Politecnico di Torino, Italy

P9  Quotient Prediction for Low Power Division  
Prakash Krishnamoorthy and Ramesh Tekumalla  
LSI Corporation

P10  Sleep Transistor design in 28 nm CMOS Technology  
Kaijian Shi  
Cadence Design Systems

P11  SOSoC, a Linux framework for System Optimization using System on Chip  
Olivier Nasrallah, Wolfram Luithardt, Daniel Rossier, Alberto Dassatti, Jérémy Stadelmann, Xavier Blanc, Nuria Pazos Escudero, Florian Sauser, Serge Monnerat  
University of Applied Science – Western Switzerland

P12  An analytical, dynamic, power-performance router model for run-time NoC optimizations  
Davide Zoni, Federico Terraneo, William Fornaciari  
Politecnico di Milano

P13  Rapid Prototyping of a Portable HW/SW-Co-Design on the Virtual Zynq Platform using SystemC  
Philipp Wehner, Max Ferger, Michael Hübner  
Ruhr-Universität Bochum, Germany

P14  A Generic, Scalable Reconfiguration Infrastructure for Sensor Networks Functionality Adaption  
Alexander Biedermann, Boris Dreyer, Sorin Huss  
TU Darmstadt

P15  A Formalism of the specifications for library development  
Jung Kyu CHAE1, Roselyne CHOTIN-AVOT2, Habib MEHREZ2, Paul MOUGEAT1, Jean-Arnaud FRANCOIS1  
1STMicroelectronics, 2University of Marie Curie
Session FT1A - Embedded Tutorial

Chair: Yuejian Wu, Infinera

FT1A Macro-Modeling for Solving SOC Physical Design Automation Problems 314

Prof. Dr. Roman Bazylevych, Lviv Polytechnic National University, Ukraine, and Dr. Lubov Bazylevych, Ukrainian National Academy of Sciences

Session FT1B - Embedded Tutorial

Chair: Andrew Marshall, University of Dallas at Texas

FT1B Digital Microfluidic Biochips: Towards Hardware/Software Co-Design and Cyberphysical System Integration 316

Prof. Dr. Tsung-Yi Ho, Dr. Juinn-Dar Huang and Dr. Paul Pop, National Cheng Kung University

Session FA1A - Green Circuits, Systems, and Design Methodologies

Chair: Thomas Büchner, IBM

FA1A.1 Low-power Signal Integrity Trainings For Multi-clock Source-Synchronous Memory System 319

Yuan Fang, Ashok Jaiswal, Klaus Hofmann
TU Darmstadt

FA1A.2 A Disturb-Free Subthreshold 9T SRAM Cell With Improved Performance and Variation Tolerance 325

Chien-Yu Lu and Ching-Te Chuang
National Chiao Tung University

Session FA1B - System Level Design Methodology and tools

Chair: Yuejian Wu, Infinera

FA1B.1 Equal Length Routing 331

Gerard M Blair
LSI Corporation

FA1B.2 Finding Ground Traces using the Laplacian of the Meshes of the Associated Graph 336

Cristian Onete¹ and Maria-Cristina Onete²
¹NXP Semiconductors, ²TU Darmstadt
Session FA2A - Green Circuits, Systems, Design Methodologies and Design Verification

Chair: Gururaj Shamanna, Intel Corporation

FA2A.1 Design Automation Flow for Voltage Adaptive Optimum Granularity LITHE for Sequential Circuits  
Venkat Krishnan Balasubramanian1, Hao Xu2, Ranga Vemuri3  
1Nvidia Corporation, 2Apache Design Solutions, 3University of Cincinnati

FA2A.2 A Comprehensive Operand-Aware Dynamic Clock Gating Scheme for Low-Power Domino Logic  
Salim Farah and Magdy Bayoumi  
University of Louisiana at Lafayette

FA2A.3 Noise immunity improvement in the RESET signal of DDR3 SDRAM memory module  
Seung Mo Jung1, Ho Jin You2, Do Hyung Kim2, Woo Seop Kim2, Joo Sun Choi2, Jun Dong Cho3, Jong Hyun Seok2, You Keun Han2  
1Sungkyunkwan university, Samsung Electronics, 2Samsung Electronics, 3Sungkyunkwan university

Session FA2B - Network on Chip (NoC), Interconnects, and 3D-IC

Chair: Danella Zhao, University of Lousiana at Lafayette

FA2B.1 A Robust Medium Access Mechanism for Millimeter-Wave Wireless Network-on-Chip Architectures  
Naseef Mansoor, Manoj Yuvaraj, Amlan Ganguly  
Rochester Institute of Technology

FA2B.2 Integrated Routing and Channel Arbitration in Overlaid Mesh WiNoC  
Ruizhe Wu and Dan Zhao  
University of Louisiana at Lafayette

FA2B.3 A Low Cost Method to Tolerate Soft Errors in the NoC Router Control Plane  
Changlin Chen and Sorin Cotofana  
Delft University of Technology