2014 17th Euromicro Conference on Digital System Design

(DSD 2014)

Verona, Italy
27-29 August 2014
Table of Contents

Message from the General Chair .................................................................xvi
Message from Program Chairs .................................................................xvii
Organizing Committee ...........................................................................xix
Program Committee ...............................................................................xxi
Reviewers ...............................................................................................xxvii
Keynote Abstracts ....................................................................................xxix

Reconfigurable Computing 1 (RC1)

A Field Programmable Gate Array-Based Digital Temperature Sensor
with Improved Immunity to Static Supply Shift ........................................1
    Akpojotor Princewill, Oluwatope Ayodeji, Ayodele Kayode, Aderounmu Adesola,
    and Adagunodo Rotimi

A Versatile Emulator for the Aging Effect of Non-volatile Memories: The Case
of NAND Flash .......................................................................................9
    Antonios Prodromakis, Stelios Korkotsides, and Theodore Antonakopoulos

Flexible Digital Radio (FDR)

A Multiuser FBMC Receiver Implementation for Asynchronous Frequency
Division Multiple Access ........................................................................16
    Vincent Berg, Jean-Baptiste Doré, and Dominique Noguet

Design Space Exploration in an FPGA-Based Software Defined Radio ..........22
    Matthieu Gautier, Ganda Stephane Ouedraogo, and Olivier Senteiys

Systematic Exploration of Power-Aware Scenarios for IEEE 802.11ac WLAN
Systems ..................................................................................................28
    Nikolaos Zompakis, Iason Filippopoulos, Per Gunnar Kjeldsberg,
    Francky Catthoor, and Dimitrios Soudris
Flexible Radio Interface for NoC RF-Interconnect .........................................................36
    Frédéric Drillet, Mohamad Hamieh, Lounis Zerioul, Alexandre Briere, Eren Unlu,
    Myriam Ariaudo, Yves Louet, Emmanuelle Bourdel, Julien Denoulet,
    Andréa Pinna, Bertrand Granado, Patrick Garda, François Pêcheux,
    Cédric Duperrier, Sébastien Quintanel, Philippe Meunier, Christophe Moy,
    and Olivier Romain

Reconfigurable Computing 2 (RC2)
Morphable Compression Architecture for Efficient Configuration in CGRAs ................42
    Syed Mohammad Asad Hassan Jafri, Adeel Tajammul, Masoud Daneshtalab,
    Ahmed Hemani, Kolin Paul, Peeter Ellervee, Juha Plosila, and Hannu Tenhunen
Design Space Exploration for Customized Asymmetric Heterogeneous
    MPSoC ........................................................................................................................................................50
    Bouthaina Damak, Rachid Benmansour, Mouna Baklouti, Smail Niar,
    and Mohamed Abid

Reconfigurable Computing 3 (RC3)
Virtual Devices for Hot-Pluggable Processors .................................................................58
    Pierre Bomel, Kevin Martin, and Jean-Philippe Diguet
High Level Design Approach to Accelerate De Novo Genome Assembly Using
    FPGAs ........................................................................................................................................................66
    B. Sharat Chandra Varma, Kolin Paul, and M. Balakrishnan
Runtime Reconfigurable Bus Arbitration for Concurrent Applications
    on Heterogeneous MPSoC Architectures .................................................................................................74
    Éricles Sousa, Deepak Gangadharan, Frank Hannig, and Juergen Teich

High Performance Video Processing (HPVP)
Accelerating Volume Image Registration through Correlation Ratio Based
    Methods on GPUs ......................................................................................................................................82
    Ang Li and Akash Kumar
Real-Time Digital Video Stabilization on an FPGA ........................................................................90
    Luis Araneda and Miguel Figueroa
Dependability, Testing and Fault Tolerance in Digital Systems 1 (DTFT1)

NBTI Aging on 32-Bit Adders in the Downscaling Planar FET Technology

Halil Küknör, Pieter Weckx, Sébastien Morrison, Praveen Raghavan,
Ben Kaczer, Francky Catthoor, Liesbet Van der Perre, Rudy Lauwereins,
and Guido Groeseneken ........................................................................................................98

Critical Path Tracing Based Simulation of Transition Delay Faults ........................................108

Jaak Kõusaar, Raimund Ubar, Sergei Devadze, and Jaan Raik

Closing the Gap between Speed and Configurability of Multi-bit Fault

Emulation Environments for Security and Safety-Critical Designs ........................................114

Ralph Nyberg, Jürgen Nolles, Johann Heyszl, Dirk Rabe, and Georg Sigl

Power Design (PD)

Development Framework for Model Driven Architecture to Accomplish

Power-Aware Embedded Systems ..........................................................................................122

Manuel Menghin, Norbert Druml, Christian Steger, Reinhold Weiss,
Holger Bock, and Josef Haid

Data-and State-Dependent Power Characterisation and Simulation

of Black-Box RTL IP Components at System Level ................................................................129

Daniel Lorenz, Kim Grüettner, and Wolfgang Nebel

Synchronisation (SYNC)

Adaptive Algorithm and Tool Flow for Accelerating System C on Many-Core

Architectures ..........................................................................................................................137

Christoph Roth, Simon Reder, Harald Bucher, Oliver Sander, and Jürgen Becker

A Time Synchronization Circuit with an Average 4.6 ns One-Hop Skew

for Wired Wearable Networks .............................................................................................146

Fardin Derogarian, João Canas Ferreira, and Vítor M. Grade Tavares

MultiProcessor System On Chip (MPSOC)

Design of an Embedded Health Monitoring Infrastructure for Accessing

Multi-processor SoC Degradation .........................................................................................154

Yong Zhao and Hans G. Kerkhoff

Generating On-Chip Heterogeneous Systems from High-Level Parallel Code ......................161

Alessandro Cilardo and Luca Gallo
Architectures and Hardware for Security Applications 1 (AHSA1)
Designing and Evaluating High Speed Elliptic Curve Point Multipliers .................................................. 169
Apostolos P. Fournaris, John Zafeirakis, and Odysseas Koufopavlou
Efficient Multiplication on Low-Resource Devices .......................................................................................... 175
Wolfgang Wieser and Michael Hutter
AHEMS: Asynchronous Hardware-Enforced Memory Safety ......................................................................... 183
Kuan-Yu Tseng, Dao Lu, Zbigniew Kalbarczyk, and Ravishankar Iyer

European Projects in Digital System Design 1 (EPDSD1)
ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy ...................................................... 191
Santhosh Kumar Rethinagiri, Oscar Palomar, Anita Sobe, Thomas Knauth, Wojciech Barczynski, Gulay Yalcin, Yarco Hayduk, Adrian Cristal, Osman Unsal, Pascal Felber, Christof Fetzer, Julien Ryckaert, and Gina Alioto
Cross-Layer Early Reliability Evaluation for the Computing cOntinuum ..................................................... 199
Stefano Di Carlo, Alessandro Vallero, Dimitris Gizopoulos, Giorgio Di Natale, Arnaud Grasset, Riccardo Mariani, and Frank Reichenbach

European Projects in Digital System Design 2 (EPDSD2)
EUROSERVER: Energy Efficient Node for European Micro-Servers ................................................................. 206
Yves Durand, Paul M. Carpenter, Stefano Adami, Angelos Bilas, Denis Dutoit, Alexis Farcy, Georgi Gaydadjiev, John Goodacre, Manolis Katevenis, Manolis Marazakis, Emil Matus, Iakovos Mavroidis, and John Thomson
P-SOCRATES: A Parallel Software Framework for Time-Critical Many-Core Systems ................................ 214
Luis Miguel Pinho, Eduardo Quiñones, Marko Bertogna, Andrea Marongiu, Jorge Pereira Carlos, Claudio Scordino, and Michele Ramponi

Application Specific Processor 1 (ASP1)
Gigasample Time-Interleaved Delta-Sigma Modulator for FPGA-Based All-Digital Transmitters ...................... 222
Rui Fiel Cordeiro, Arnaldo S.R. Oliveira, José Vieira, and Nelson V. Silva
Instruction Folding Compression for Java Card Runtime Environment ....................................................... 228
Massimiliano Zilli, Wolfgang Raschke, Reinhold Weiss, Johannes Loinig, and Christian Steger
Design of Heterogeneous Cyber-Physical Systems (DHCPS)

Anytime System Level Verification via Random Exhaustive Hardware in the Loop Simulation .................................................................236
   Toni Mancini, Federico Mari, Annalisa Massini, Igor Melatti, and Enrico Tronci

Virtual Platforms for Model-Based Design of Dependable Cyber-Physical System Software .......................................................................246
   Markus Becker, Christoph Kuznik, and Wolfgang Mueller

Towards Component-Based Design of Safety-Critical Cyber-Physical Applications ........................................................................................................254
   Alejandro Masrur, Michał Kit, Tomáš Bureš, and Wolfram Hardt

Simulation Alternatives for Modeling Networked Cyber-Physical Systems .................................................................................................262
   Michele Lora, Riccardo Muradore, Riccardo Reffato, and Franco Fummi

Application Specific Processor 2 (ASP2)

A High Performance Java Card Virtual Machine Interpreter Based on an Application Specific Instruction-Set Processor .............................................270
   Massimiliano Zilli, Wolfgang Raschke, Reinhold Weiss, Johannes Loinig, and Christian Steger

Compression of Lookup Table for Piecewise Polynomial Function Evaluation ...............................................................279
   Shen-Fu Hsiao, Chia-Sheng Wen, and Po-Han Wu

Mixed Criticality System Design, Implementation and Analysis 1 (MCSDIA1)

Composable and Predictable Dynamic Loading for Time-Critical Partitioned Systems .................................................................285
   Shubhendu Sinha, Martijn Koedam, Rob van Wijk, Andrew Nelson, Ashkan Beyranvand Nejad, Marc Geilen, and Kees Goossens

End-to-End Real-Time Communication in Mixed-Criticality Systems Based on Networked Multicore Chips ..................................................293
   Roman Obermaisser, Zaher Owda, Mohammed Abuteir, Hamidreza Ahmadian, and Donatus Weber

Iterative FPGA Implementation Easing Safety Certification for Mixed-Criticality Embedded Real-Time Systems ...............................................303
   Daniel Müench, Michael Paulitsch, Michael Honold, Wolfgang Schlecker, and Andreas Herkersdorf
Dependability, Testing and Fault Tolerance in Digital Systems 2 (DTFT2)

The Evaluation Platform for Testing Fault-Tolerance Methodologies in Electro-Mechanical Applications

Jakub Podivinsky, Ondrej Cekan, Marcela Simkova, and Zdenek Kotasek

Fault Tolerant Duplex System with High Availability for Practical Applications

Pavel Vit, Jaroslav Borecký, Martin Kohlik, and Hana Kubátová

Automatic Construction of On-line Checking Circuits Based on Finite Automata

Lucie Matušová, Jan Kaštil, and Zdeněk Kotásek

Comparing Availability-Aware Real-Time Schedulers by Means of Configurable Experimental Framework

Josef Strnadel and Martin Pokorný

Architecture Optimization (ARCH)

Properties of Dynamically Dead Instructions for Contemporary Architectures

Marianne J. Jantz, Katherine Wu, and Prasad A. Kulkarni

Improving Power of Cache and Register File through Critical Path Instructions

KuangLun Chen, Ehsan Atoofian, and Ali Manzak

Emerging Technologies and Circuit Synthesis (ETCS)

Stochastic Logic Realization of Matrix Operations

Pai-Shun Ting and John Patrick Hayes

Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates

Sandeep Miryala, Andrea Calimera, Enrico Macii, and Massimo Poncino

Architectures and Hardware for Security Applications 2 (AHSA2)

A Flexible and Lightweight ECC-Based Authentication Solution for Resource Constrained Systems

Norbert Druml, Manuel Menghin, Adnan Kuleta, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid

Voltage Glitch Attacks on Mixed-Signal Systems

Noemie Beringuier-Boher, Kamil Gomina, David Hely, Jean-Baptiste Rigaud, Vincent Beroulle, Assia Tria, Joel Damiens, Philippe Gendrier, and Philippe Candelier

Seesaw: An Area-Optimized FPGA Viterbi Decoder for PUFs

Matthias Hiller, Leandro Rodrigues Lima, and Georg Sigl
Mixed Criticality System Design, Implementation and Analysis 2 (MCSDIA2)

A Safety Certification Strategy for IEC-61508 Compliant Industrial Mixed-Criticality Systems Based on Multicore Partitioning .................................................................394

Jon Perez, David Gonzalez, Carlos Fernando Nicolas, Ton Trapman, and Jose Miguel Garate

Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture .................................................................................................................401

Leonidas Kosmidis, Eduardo Quiñones, Jaume Abella, Tullio Vardanega, Ian Broster, and Francisco J. Cazorla

Logic Synthesis 1 (LS1)

2-SPP Approximate Synthesis for Error Tolerant Applications .................................................................411

Anna Bernasconi and Valentina Ciriani

Three-Dimensional Design Space Exploration for System Level Synthesis .............................................419

Shuo Li and Ahmed Hemani

Logic Synthesis 2 (LS2)

On Robustness of EDA Tools .......................................................................................................................427

Jan Schmidt, Petr Fišer, and Jiří Balcárek

Communication-Driven Automatic Virtual Prototyping for Networked Embedded Systems ..................435

Liyuan Zhang, Joachim Falk, Tobias Schwarzer, Michael Glaß, and Jürgen Teich

Logic Synthesis 3 (LS3)

Automatic Synthesis over Multiple APIs from Uml/Marte Models for Easy Platform Mapping and Reuse ........................................................................................................443

Alejandro Nicolás, Pablo Peñíl, Hector Posadas, and Eugenio Villar

Design Techniques for NCL-Based Asynchronous Circuits on Commercial FPGA ................................451

Matthew M. Kim and Paul Beckett

Application Specific Processor 3 (ASP3)

Architecture of Effective High-Speed Network Stream Merger .................................................................459

Pavel Benáček, Hana Kubitárová, and Viktor Puš

Parameterized AES-Based Crypto Processor for FPGAs .............................................................................465

Hassan Anwar, Masoud Daneshtalab, Masoumeh Ebrahimi, Juha Plosila, Hannu Tenhunen, Sergei Dytckov, and Giovanni Beltrame
Verification and Reliable Design (VRD)

Probabilistic Gate Level Fault Modeling for Near and Sub-Threshold CMOS Circuits ..........................................................473

  Alexandru Amaricai, Sergiu Nimara, Oana Boncalo, Jiaoyan Chen,
  and Emanuel Popovici

A Fault Attack Emulation Environment to Evaluate Java Card Virtual-Machine Security ..........................................................480

  Michael Lackner, Reinhard Berlach, Michael Hraschan, Reinhold Weiss,
  and Christian Steger

Combined Impact of NBTI Aging and Process Variations on Noise Margins of Flip-Flops ..................................................................488

  Usman Khalid, Antonio Mastrandrea, and Mauro Olivieri

Network on Chip (NoC)

Efficient STDP Micro-Architecture for Silicon Spiking Neural Networks ..........................................................496

  Sergei Dytckov, Masoud Daneshtalab, Masoumeh Ebrahimi, Hassan Anwar,
  Juha Plosila, and Hannu Tenhunen

Flexible Virtual Channel Power-Gating for High-Throughput and Low-Power Network-on-Chip ..........................................................504

  Feng Wang, Xiantuo Tang, Qinglin Wang, Zuocheng Xing, and Hengzhu Liu

Architectures and Hardware for Security Applications 3 (AHSA3)

Ultra-Small Designs for Inversion-Based S-Boxes ..........................................................512

  Markus Stefan Wamser

Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks ..........................................................520

  Partha De, Kunal Banerjee, Chittaranjan Mandal, and Debdeep Mukhopadhyay

Emission Analysis of Hardware Implementations ..........................................................528

  Shahin Tajik, Dmitry Nedospasov, Clemens Helfmeier, Jean-Pierre Seifert,
  and Christian Boit

An Elliptic Curve Crypto-Processor Secured by Randomized Windows ..........................................................535

  Simon Pontie, Paolo Maistri, and Régis Leveugle

Real-Time Custom Computing (RTCC)

HOG Feature Extractor Hardware Accelerator for Real-Time Pedestrian Detection ..........................................................543

  Maryam Hemmati, Morteza Biglari-Abhari, Stevan Berber, and Smail Niar
Design and Implementation of Multiple-Vehicle Detection and Tracking
Systems with Machine Learning .................................................................551
  Shen-Fu Hsiao, Guan-Fu Yeh, and Je-Chi Chen

A Tiny Scale VLIW Processor for Real-Time Constrained Embedded Control
Tasks ...........................................................................................................559
  Oliver Stecklina and Michael Methfessel

**Dependability, Testing and Fault Tolerance in Digital Systems 3 (DTFT3)**

An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits ..................567
  Mohsen Raji, Fereshte Saeedi, Behnam Ghavami, and Hossein Pedram

Design of Fault-Secure Transposed FIR Filters Protected Using Residue Codes ..................575
  Stanisław J. Piestrak and Piotr Patronik

On Enhancing Fault Injection’s Capabilities and Performances for Safety Critical Systems ........................................583
  Stefano Di Carlo, Giulio Gambardella, Paolo Prinetto, Frank Reichenbach,
  Trond Løkstad, and Gulzaib Rafiq

  Stefan Krämer, Peter Raab, Jürgen Mottok, and Stanislav Racek

**Synthesis (SYNT)**

Improving Coverage of Simulation-Based Verification by Dedicated Stimuli Generation ........................................599
  Shuo Yang, Robert Wille, and Rolf Drechsler

Optimised Synthesis of Asynchronous Elastic Dataflows by Leveraging Clocked EDA ................607
  Mahdi Jelodari Mamaghani, Jim D. Garside, Will B. Toms, and Doug Edwards

**Multiprocessing Partitioning and Scheduling (MPS)**

Many-Core Scheduling of Data Parallel Applications Using SMT Solvers .................................615
  Pranav Tendulkar, Peter Poplavko, Ioannis Galanommatos, and Oded Maler

Accuracy Improvement of Dataflow Analysis for Cyclic Stream Processing Applications Scheduled by Static Priority Preemptive Schedulers ...........................................623
  Philip S. Wilmanns, Joost P.H.M. Hausmans, Stefan J. Geuns,
  and Marco J.G. Bekooij
Poster Papers

Fault-Tolerant Irregular Topology Design Method for Network-on-Chips ..........................................................631
Suleyman Tosun, Vahid Babaie Ajabshir, Ozge Mercanoglu, and Ozcan Ozturk

Fast System Level Benchmarks for Multicore Architectures ..............................................................................635
Alper Sen, Gokcehan Kara, Etem Deniz, and Smail Niar

A New Rounding Method Based on Parallel Remainder Estimation
for Goldschmidt and Newton-Raphson Algorithms .................................................................................................639
Daniel Piso and Javier Diaz Bruguera

Efficient High Speed Implementation of Secure Hash Algorithm-3 on Virtex-5
FPGA ..........................................................................................................................................................643
Muzaffar Rao, Thomas Newe, and Ian Grout

Multi-channel Raw-Data Acquisition for Ultrasound Research ..............................................................................647
Enrico Boni, Andrea Cellai, Alessandro Ramalli, Matteo Lenge, and Stefano Ricci

Design Space Exploration for Automotive E/E Architecture Component Platforms ..................................................651
Sebastian Graf, Michael Glaß, Jürgen Teich, and Christoph Lauer

Towards Exploring Vast MPSoC Mapping Design Spaces Using a Bias-Elitist Evolutionary Approach ..........................655
Wei Quan and Andy D. Pimentel

Verification of Robotic Surgery Tasks by Reachability Analysis: A Comparison of Tools .............................................659
Davide Bresolin, Luca Geretti, Riccardo Muradore, Paolo Fiorini, and Tiziano Villa

A 130 nm Event-Driven Voltage and Temperature Insensitive Capacitive ROC ........................................................663
Alessia Damilano, Marco Crepaldi, Paolo Motto Ros, and Danilo Demarchi

Noodle: A Heuristic Algorithm for Task Scheduling in MPSoC Architectures ...........................................................667
Muhammad Khurram Bhatti, Isil Oz, Ananya Muddukrishna, Konstantin Popov, and Mats Brorsson

Low-Power Differential Logic Gates for DPA Resistant Circuits ............................................................................671
Erica Tena-Sánchez, Javier Castro, and Antonio J. Acosta

FPGA Trojan Detection Using Length-Optimized Ring Oscillators ......................................................................675
Paris Kitsos and Artemios G. Voyiatzis

PBO-Based Test Compression ..........................................................................................................................679
Jiří Balcárek, Petr Fišer, and Jan Schmidt

Design of a Redundant FPGA-Based Safety System for Railroad Vehicles .............................................................683
David Macii, Manuel Avancini, Luigi Benciolini, Stefano Dalpe, Michele Corrà, and Roberto Passerone
Enhancing the Simulation-Centric Design of Cyber-Physical and Multi-physics Systems through Co-simulation .................................................................687
  Alessandro Beghi, Fabio Marcuzzi, Mirco Rampazzo, and Marco Virgulin

Majority Logic Synthesis for Spin Wave Technology .................................................................691
  Odysseas Zografos, Luca Amarù, Pierre-Emmanuel Gaillardon,
  Praveen Raghavan, and Giovanni De Micheli

Design and Implementation of an Efficient Fingerprint Features Extractor ..........................695
  G. Vitello, V. Conti, A. Gentile, S. Vitabile, and F. Sorbello

Prospeckz-5 — A Wireless Sensor Platform for Tracking and Monitoring of Wild Horses ..........................................................................................................700
  Janek Mann, Ion Emilian Radoi, and DK Arvind

State Synchronization after Partial Reconfiguration of Fault Tolerant CAN Bus Control System .................................................................................................704
  Karel Szurman, Lukas Miculka, and Zdenek Kotasek

Minimizing Reversible Circuits in the 2n Scheme Using Two and Three Bits Patterns ............................................................................................................708
  Martin Lukac, Maher Hawash, Michitaka Kameyama, Marek Perkowski,
  and Pawel Kerntopf

Author Index ..................................................................................................................................712