

2014 14th International Workshop on Power and Timing Modeling, Optimization and Simulation

(PATMOS 2014)

**Palma de Mallorca, Spain
29 September - 1 October 2014**



**IEEE Catalog Number: CFP14PAT-POD
ISBN: 978-1-4799-5413-1**

**Copyright © 2014 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP14PAT-POD
ISBN 13: 978-1-4799-5413-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

EVALUATING THE IMPACT OF ENVIRONMENT AND PHYSICAL VARIABILITY ON THE ION CURRENT OF 20NM FINFET DEVICES	1
<i>Zimpeck, Alexandra L. ; Meinhardt, Cristina ; Reis, Ricardo</i>	
PARAMETRIC YIELD OPTIMIZATION USING LEAKAGE-YIELD-DRIVEN FLOORPLANNING	9
<i>Xu, Yang ; Wang, Bo ; Teich, Jurgen</i>	
POWER EFFICIENT DIGITAL IC DESIGN FOR A MEDICAL APPLICATION WITH HIGH RELIABILITY REQUIREMENTS	15
<i>Aryan, Nasim Pour ; Heidmann, Nils ; Wirnshofer, Martin ; Hellwege, Nico ; Pistor, Jonas ; Peters-Drolshagen, Dagmar ; Georgakos, Georg ; Paul, Steffen ; Schmitt-Landsiedel, Doris</i>	
ROBUST SUB-POWERED ASYNCHRONOUS LOGIC	20
<i>Chen, Jiaoyan ; Tisserand, Arnaud ; Popovici, Emanuel ; Cotofana, Sorin</i>	
CONVEX OPTIMIZATION OF RESOURCE ALLOCATION IN ASYMMETRIC AND HETEROGENEOUS SOC	27
<i>Morad, Amir ; Yavits, Leonid ; Ginosar, Ran</i>	
A UNIQUE NETWORK EDA TOOL TO CREATE OPTIMIZED AD HOC BINARY TO RESIDUE NUMBER SYSTEM CONVERTERS	35
<i>Petrousov, Giannis ; Dasygenis, Minas</i>	
ENERGY MANAGEMENT OF HIGHLY DYNAMIC SERVER WORKLOADS IN AN HETEROGENEOUS DATA CENTER	43
<i>Rotem, Efraim ; Weisser, Uri C. ; Mendelson, Avi ; Yassin, Ahmad ; Ginosar, Ran</i>	
METHOD TO EVALUATE ENERGY SAVING TECHNIQUES IN DATA BUSES	48
<i>Sanchez, J. ; Gil-Garcia, J.M. ; Sainz, J.A. ; Roca, M. ; Isern, E.</i>	
TUNING SOFTWARE-BASED FAULT-TOLERANCE TECHNIQUES FOR POWER OPTIMIZATION	55
<i>Chielle, Eduardo ; Kastensmidt, Fernanda Lima ; Cuenca-Asensi, Sergio</i>	
EQUIVALENCE OF CLOCK GATING AND SYNCHRONIZATION WITH APPLICABILITY TO GALS COMMUNICATION	62
<i>Najvirt, Robert ; Steininger, Andreas</i>	
RATE-DISTORTION AND ENERGY PERFORMANCE OF HEVC VIDEO ENCODERS	70
<i>Monteiro, Eduarda ; Grellert, Mateus ; Zatt, Bruno ; Bampi, Sergio</i>	
APPLICATION-AWARE SCALING GOVERNOR FOR WEARABLE DEVICES	78
<i>Kim, Jae Min ; Kim, Minyong ; Chung, Sung Woo</i>	
HARDWARE-ASSISTED POWER ESTIMATION FOR DESIGN-STAGE PROCESSORS USING FPGA EMULATION	86
<i>Hesselbarth, Sebastian ; Baumgart, Tim ; Blume, Holger</i>	
IMPACT OF COMPUTATION OFFLOADING ON EFFICIENCY OF WIRELESS FACE RECOGNITION	94
<i>Baba, Akiya ; Sumi, Nanoka ; Moshnyaga, Vasily G.</i>	
GATE LEAKAGE CURRENT ACCURATE MODELS FOR NANOSCALE MOSFET TRANSISTORS	101
<i>Rjoub, Abdoul ; Taradeh, Nedal Al ; Al-Mistarihi, Mamoun F.</i>	
POWER-EFFICIENT POWER-MANAGEMENT LOGIC	105
<i>Macko, Dominik ; Jelemenska, Katarina ; Cicak, Pavel</i>	
ADVANCED SOC VIRTUAL PROTOTYPING FOR SYSTEM-LEVEL POWER PLANNING AND VALIDATION	112
<i>Mischkalla, Fabian ; Mueller, Wolfgang</i>	
ENERGY CONSUMPTION SAVINGS IN ZIGBEE-BASED WSN ADJUSTING POWER TRANSMISSION AT APPLICATION LAYER	120
<i>Carmona, C. ; Alorda, B. ; Ribot, M.A.</i>	
OPTIMIZATION ON CELL-LIBRARY DESIGN FOR DIGITAL APPLICATION SPECIFIC PRINTED ELECTRONICS CIRCUITS	126
<i>Llamas, Manuel ; Mashayekhi, Mohammad ; Carrabina, Jordi ; Matos, Jody ; Reis, Andre</i>	
A LIGHTWEIGHT-SYSTEM-LEVEL POWER AND AREA ESTIMATION METHODOLOGY FOR APPLICATION SPECIFIC INSTRUCTION SET PROCESSORS	132
<i>Shah, Syed Abbas Ali ; Wagner, Jan ; Schuster, Thomas ; Berekovic, Mladen</i>	

A DISTRIBUTED VHDL COMPILER AND SIMULATOR ACCESSIBLE FROM THE WEB	137
<i>Dasygenis, Minas</i>	
A SCALABLE PHYSICAL MODEL FOR NANO-ELECTRO-MECHANICAL RELAYS.....	144
<i>Alrudainy, Haider ; Mokhov, Andrey ; Yakovlev, Alex</i>	
FORMAL DESCRIPTION OF AN APPROACH FOR POWER CONSUMPTION ESTIMATION OF EMBEDDED SYSTEMS	151
<i>Shorin, Dmitriy ; Zimmermann, Armin</i>	
FAST MODELING TECHNIQUE FOR NANO SCALE CMOS INVERTER AND PROPAGATION DELAY ESTIMATION	161
<i>Rjoub, Abdoul ; Ahmad, Areej</i>	
FAST AND ACCURATE SOLUTION FOR POWER ESTIMATION AND DPA COUNTERMEASURE DESIGN	165
<i>Vidal, Daniel ; Cortes, Mario L.</i>	
FAST ENERGY EVALUATION OF EMBEDDED APPLICATIONS FOR MANY-CORE SYSTEMS	172
<i>Rosa, Felipe ; Ost, Luciano ; Raupp, Thiago ; Moraes, Fernando ; Reis, Ricardo</i>	
AN ANALYTICAL MODEL FOR THE CMOS INVERTER	178
<i>Chaourani, P. ; Messaris, I. ; Fasarakis, N. ; Ntogramatzi, M. ; Goudos, S. ; Nikolaidis, S.</i>	
EFFICIENT DENSE AND SPARSE MATRIX MULTIPLICATION ON GP-SIMD	184
<i>Morad, Amir ; Yavits, Leonid ; Ginosar, Ran</i>	
EXPERIMENTAL ANALYSIS OF FLIP-FLOPS MINIMUM OPERATING VOLTAGE IN 28NM FDSOI AND THE IMPACT OF BACK BIAS AND TEMPERATURE.....	192
<i>Bernard, Sebastien ; Belleville, Marc ; Valentian, Alexandre ; Legat, Jean-Didier ; Bol, David</i>	
WRITE SCHEME FOR MULTIPLE COMPLEMENTARY RESISTIVE SWITCH (CRS) CELLS	199
<i>Adeyemo, Adedotun ; Mathew, Jimson ; Jabir, Abusaleh ; Pradhan, Dhiraj</i>	
LOW-POWER DESIGN METHODOLOGY FOR CML AND ECL CIRCUITS.....	204
<i>Schrape, Oliver ; Appel, Markus ; Winkler, Frank ; Krstic, Milos</i>	
LOW-COST HARDWARE IMPLEMENTATION OF RESERVOIR COMPUTERS	209
<i>Alomar, M.L. ; Canals, V. ; Martinez-Moll, V. ; Rossello, J.L.</i>	
A METHODOLOGY FOR SCALING POWER DISSIPATION VALUES BETWEEN DIFFERENT FPGAS.....	214
<i>Reimer, Axel ; Nebel, Wolfgang</i>	
A POWER-EFFICIENT FPGA-BASED SELF-ADAPTIVE SOFTWARE DEFINED RADIO	222
<i>Dobson, Chris ; Rooks, Kurt ; Athanas, Peter</i>	
DOE BASED HIGH-PERFORMANCE GATE-LEVEL PIPELINES	230
<i>Nunez, Juan ; Avedillo, Maria J. ; Quintero, Hector J.</i>	
ESTIMATING POWER CONSUMPTION OF MULTIPLE MODULAR REDUNDANT DESIGNS IN SRAM-BASED FPGAS FOR HIGH DEPENDABLE APPLICATIONS.....	234
<i>Tarrillo, Jimmy ; Kastensmidt, Fernanda Lima</i>	
END-TO-END POWER ESTIMATION FOR HETEROGENEOUS CELLULAR LTE SOCS IN EARLY DESIGN PHASES.....	241
<i>Wang, Bo ; Xu, Yang ; Hasholzner, Ralph ; Rosales, Rafael ; Glass, Michael ; Teich, Jurgen</i>	
GALS DESIGN OF ECC AGAINST SIDE-CHANNEL ATTACKS — A COMPARATIVE STUDY.....	249
<i>Fan, Xin ; Peter, Steffen ; Krstic, Milos</i>	
A GLOBAL PERSPECTIVE ON ENERGY CONSERVATION IN LARGE DATA NETWORKS.....	255
<i>Durbeck, Lisa ; Athanas, Peter</i>	
POWER-EFFICIENT TURBO-DECODER DESIGN BASED ON ALGORITHM-SPECIFIC POWER DOMAIN PARTITIONING	264
<i>Roth, Christoph ; Benkeser, Christian ; Huang, Qiuting</i>	
A FRAMEWORK FOR EFFICIENT EVALUATION AND COMPARISON OF EES MODELS	270
<i>Vinco, Sara ; Sassone, Alessandro ; Lasorsa, Davide ; Macii, Enrico ; Poncino, Massimo</i>	
DESIGN AND TEST OF A LOW-POWER 90NM XOR/XNOR GATE FOR CRYPTOGRAPHIC APPLICATIONS.....	278
<i>Tena-Sanchez, Erica ; Castro, Javier ; Acosta, Antonio J.</i>	
VPET: VIRTUAL PLATFORM POWER AND ENERGY ESTIMATION TOOL FOR HETEROGENEOUS MPSOC BASED FPGA PLATFORMS.....	286
<i>Rethinagiri, Santhosh Kumar ; Palomar, Oscar ; Arias Moreno, Javier ; Unsal, Osman ; Cristal, Adrian</i>	
Author Index	