2014 IEEE Electrical Design of Advanced Packaging & Systems Symposium

(EDAPS 2014)

Bangalore, India
14-16 December 2014
Table of Contents

Monday, December 15, 2014: Session M-I: 3D Integration

Design and Analysis of Magnetically Coupled Coil Structures for PCB-to-Active Interposer Wireless Power Transfer in 2.5D/3D-IC
Jinwook Song, Sukjin Kim, Bumhee Bae, Jonghoon J. Kim, Daniel H. Jung, Joungho Kim
KAIST

Hybrid Silicon and Glass Interposer for Combined Optical and Memory System-in-Package
Yutaka Uematsu, Masahiro Toyama, Chiko Yorita, Hideki Osaka
Hitachi

Design Space exploration of Through Silicon Vias for High-Speed, Ultra-Low Loss Vertical Links
Somesh Kumar, Sarabjeet Kaur, Bakshi Mayank, Bansal Mohit, Choudhary Mohan, Sharma Rohit
IIT Ropar

Efficient Computation of Capacitive Coupling Between Planar and Cylindrical Interconnections
Ki Jin Han*, Madhavan Swaminathan+
*Ulsan National Institute of Science and Technology, +Georgia Institute of Technology

Monday, December 15, 2014: Session M-II: Modeling and Characterization

Eye-Height/Width Prediction from S-Parameters using Bounded Size Training Set for ANN
Nikita Ambasana*, Bhyrav Mutnury+, Gowri Anand+, Dipanjan Gope*
*IISc, India +Dell Enterprise Server Group, India

Indirect Contact Probing Method for Characterizing Via Arrays in Electronic Packaging
JongWoo Jeong*, Jingook Kim*, Ki Jin Han*, No-Weon Kang+
*Ulsan National Institute of Science and Technology, +Physical Metrology Korea Research Institute of Standards and Science, Korea
Fast Incremental 3D Full-Wave Analysis for Package-Board Design iterations via Eigen-GCR
Gourav Chatterjee*, Arkaprovo Das+, Dipanjan Gope+
*Bosch, India +IISC, India

Effect of Layered Media on the Parallel Plate Impedance of Printed Circuit Boards
David Dahl, Sebastian Mueller, Christian Schuster
Hamburg University of Technology, Germany

Monday, December 15, 2014: Session M-III: Poster Session

De-embedding Method and Segmentation Approach using Full Wave Solver for High Speed Channels in PCB/Package Co-Design
LianKheng Teoh*, ChunTong Chiang+, Antonio Ciccomancini Scogna**, Klaus Khrone+, HsuenYen Lee*
*eASIC of Malaysia, +CST of South Asia, **CST of America

A Super Wideband X-Complementary Split Ring Resonator Structure for Power Distribution Network
Ji Zhang, Xiao-chun Li, Ning Wang, Na Li, Sheng-jie Guo, Jun-fa Mao
Key Laboratory of Ministry of Education of China for Research of Design and Electromagnetic Compatibility of High Speed Electronic Systems, China

EMI Coupling to command lines due to Solar Array Switching Strings in Spacecraft
ISAC, India

Modular Power System and Bus bar Scheme in High Power Communication Satellite
ISRO Satellite Centre, India

Challenges of using Flex Cables in High Speed Serial Links
Gowri Anand*, Vijendera Kumar*, Mallikarjun Vasa*, Bhyrav Mutnury+
*Dell Enterprise Server Group, India, +Dell Enterprise Server Group, USA

Methodology to Design SATA 3.0 Channels With Re-Driving
Vijendera Kumar*, Gowri Anand*, Bhyrav Mutnury+, Sanjay Kumar+
*Dell, India, +Dell, USA
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Null Field Preconditioner For Fast 3D Full-wave MoM Package-Board Extraction</td>
<td>57</td>
</tr>
<tr>
<td>Yoginder Negi*, N. Balakrishnan*, Sadasiva M. Rao**, Dipanjan Gope*</td>
<td></td>
</tr>
<tr>
<td>*IISc, India, **Naval Research Laboratory, Washington, D.C., USA</td>
<td></td>
</tr>
<tr>
<td>Resonant Power Supply Noise Reduction using On-Die Decoupling Capacitors Embedded in Organic Interposer</td>
<td>61</td>
</tr>
<tr>
<td>Toru Nakura*, Masahiro Kano*, Masamitsu Yoshizawa+, Seisei Oyamada+, Atsunori Hattori+, Kunihiro Asada*</td>
<td></td>
</tr>
<tr>
<td>*The University of Tokyo, Japan +Noda Screen Co. Ltd, Japan</td>
<td></td>
</tr>
<tr>
<td>Impact of Sockets in Package-On-Package Electrical Validation &amp; Design Considerations</td>
<td>65</td>
</tr>
<tr>
<td>Parthasarathy Ramaswamy, Shanto Alex Thomas, Murali Mohan Repala</td>
<td></td>
</tr>
<tr>
<td>Intel Corporation, India</td>
<td></td>
</tr>
<tr>
<td>A case study of BGA package for high speed channel with non-ideal ground induced resonance conditions</td>
<td>69</td>
</tr>
<tr>
<td>Vijay Kumar Singh, Rajkumar Nagpal, Jai Narayan Tripathi</td>
<td></td>
</tr>
<tr>
<td>STMicroelectronics Pvt. Ltd., India</td>
<td></td>
</tr>
<tr>
<td>Vref optimization in DDR4 RDIMMs for improved timing margins</td>
<td>73</td>
</tr>
<tr>
<td>Saravanan Sethuraman, Anil Lingambudi, Kenneth Wright, Abhijit Saurabh, Kyu-Hyun Kim, Dale Becker</td>
<td></td>
</tr>
<tr>
<td>IBM, India</td>
<td></td>
</tr>
<tr>
<td>Guard Trace with Periodic Structure Taking Signal Integrity into Account</td>
<td>77</td>
</tr>
<tr>
<td>Yoshitaka Toyota*, Kengo Iokibe*, Tetsushi Watanabe+</td>
<td></td>
</tr>
<tr>
<td>*Okayama University, Japan +Industrial Technology Center of Okayama Prefecture, Japan</td>
<td></td>
</tr>
<tr>
<td>Novel Target Impedance for Power Distribution Network of Simultaneous Switching Output (SSO) Buffers</td>
<td>81</td>
</tr>
<tr>
<td>Jingook Kim*, Eunkyeong Park*, Jongjoo Lee+, Kwangsoo Park+, Youngwoo Park+</td>
<td></td>
</tr>
<tr>
<td>*Ulsan National Institute of Science and Technology, Korea +Samsung Electronics, Korea</td>
<td></td>
</tr>
<tr>
<td>Inter Layer Crosstalk Between Stripline and Metal Patch</td>
<td>85</td>
</tr>
<tr>
<td>Chun-Lin Liao</td>
<td></td>
</tr>
<tr>
<td>Dell, Taiwan</td>
<td></td>
</tr>
</tbody>
</table>
Study on Power Supply Noise and Electromagnetic Radiation in relation to Chip-Package Anti-resonance
Sho Kiyoshige, Wataru Ichimura, Toshio Sudo
Shibaura Institute of Technology, Japan

Fast and Accurate Technique to Decompose Jitter for Very Long Pattern Length Waveform
Joseph Kho, Tan Yih Ling
Altera Corp, Malaysia

Validating 2.5D System-in-Package inter-die communication on Silicon Interposer
Pankaj Kumar, H.N. Naveen
Open-Silicon Research Private Limited, India

Tuesday, December 16, 2014: Session T-I: SI, PI, EMI – Part 1

Crosstalk Reduction for Compact Optical Transceiver Module
Norio Chujo*, Gou Shinkai*, Yasunobu Matsuoka*, Hiroki Yamashita *, Moritoshi Yasunaga+
*Hitachi, Ltd., Japan +Univ. of Tsukuba, Japan

High-Speed Data Transmission System Using Half Mode Substrate Integrated Waveguide
Xi-Wang Yuan, Xiao-Chun Li, Ning Wang, Xiao-Jian Ma, Yan Shao, Jun-Fa Mao
Key Lab of Ministry of Education for Research of Design and EMC of High Speed Electronic Systems, China

Design and Analysis for Noise Suppression of DC/DC Converter
Masahiro Terasaki, Yuta Oohashi, You Masuyama, Toshio Sudo
Shibaura Institute of Technology, Japan

Silicon-Package Power Delivery Co-Simulation with Fully Integrated Voltage Regulators on Microprocessors
Srinivasan Govindan, Srikrishnan Venkataraman
Intel, India

Tuesday, December 16, 2014: Session T-I: SI, PI, EMI – Part 2

High-speed Data Transmission System Based on QPSK Scheme in Substrate Integrated Waveguide
Ning Wang, Xiao-Chun Li, Xi-Wang Yuan, Pei Yu, Xiao-Jian Ma, Yan Shao, Jun-Fa Mao
EMC-Aware Analysis and Design of a Low-Cost Receiver Circuit under Injection Locking and Pulling
Martijn Huynen*, Gert-Jan Stockman*, Frederick Declercq+, Guy Torfs*, Johan Bauwelinck*, Dries Vande Ginste*
*Ghent University/iMinds, Belgium +On Semiconductor

A Novel Common-Mode Filter (CMF) Design Based on Signal Interference Technique
Chein-Hua Hung, Chih-Ying Hsiao, Tzong-Lin Wu
National Taiwan University, Taiwan

A Novel Wideband Common-Mode Suppression Filter for Differential Signal Transmission
Fang-Xu Yang, Min Tang, Lin-Sheng Wu, Jun-Fa Mao
Department of Electronic Engineering, China