2014 15th International Microprocessor Test and Verification Workshop

(MTV 2014)

Austin, Texas, USA
15 – 16 December 2014
2014 15th International Microprocessor Test and Verification Workshop

MTV 2014

Table of Contents

Summary and Highlights of MTV 2014....................................................................................................viii
Workshop Chairs and Organizers .............................................................................................................ix
Acknowledgment ........................................................................................................................................xi
Corporate Supporters ................................................................................................................................xii

Session A: Innovation in Best Practices
Improve the Verification Productivity: Some Best Practices from SoC and Processor Projects ..........................................................1
   Weihua Han
A Case Study of Multiprocessor Bugs Found Using RIS Generators and Memory Usage Techniques .........................................................4
   Deepak Venkatesan and Pradeep Nagarajan
Fast Simulation of Pipeline in ASIP Simulators ......................................................................................10
   Zdenek Prikryl
Automatic UVM Environment Generation for Assertion-Based and Functional Verification of SystemC Designs .........................................................16
   Michael Mefenza, Franck Yonga, and Christophe Bobda

Session B: It Takes Hardware to Verify Hardware I
Optimized Simulation Acceleration with Partial Testbench Evaluation ......................................................22
   Somnath Banerjee and Tushar Gupta
'Dump What You Need' - A Coverage Methodology to Accelerate SoC Verification ......................................................28
   Ganesh Venkatakrishnan and Naresh Kumar Kadali
Hardware Synthesis from Software-Oriented UML Descriptions ........................................................................33
   Michele Lora, Francesco Martinelli, and Franco Fummi
Session C: It Takes Hardware to Verify Hardware II

Embracing the FPGA Challenge for Processor Design Verification ..................................................39
   Nitin Gupta and Chethan Harakchand

An FPGA Based Ecosystem for USBPHY Validation ..................................................................44
   Maneesh Kumar Pandey, Shwetank Shekhar, Amit Sinha, and Arun Mishra

Session D: Mutation Analysis and Assertions

Mutation Based Feature Localization .............................................................................................49
   Jan Malburg, Emmanuelle Encrenaz-Tiphene, and Görschwin Fey

System Verilog Assertion Debugging Based on Visualization, Simulation
Results, and Mutation ....................................................................................................................55
   Moaz Mostafa, Mona Safar, M. Watheq El-Kharashi, and Mohamed Dessouky

A Novel Approach for SVA Generation of DDR Memory Protocols Based on TDML ..................61
   Mohamed O. Kayed, Mohamed Abdelsalam, and Rafik Guindi

JTAG-AXI Debug IP with Performance Meter Mode .....................................................................67
   Mrugesh Walimbe

Session E: Special Session on Triage and Debug

Continuous Linting with Automatic Debug ..................................................................................70
   Daniel Hansson

Session F: Stimulus Generation - A Smart Slot Machine

A Random Instruction Sequence Generator for ARM Based Systems .............................................73
   Shajid Thiruvathodi and Deepak Yeggina

Directed Test Case Generation for x86 Instruction Decoding .........................................................78
   Peter-Michael Seidel

Session G: Formal Magic

Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors .................................................................................................................................83
   Lukáš Charvát, Aleš Smrčka, and Tomáš Vojnar

A Case for Multi-level Combination of Theorem Proving and Model Checking Tools ..................90
   Peter-Michael Seidel
Session H: Innovative Memory Verification

A Configurable Random Instruction Sequence (RIS) Tool for Memory Coherence in Multi-processor Systems .................................................................98
  John Hudson and Gunaranjan Kurucheti

Synthesizable Memory Models for Virtual Prototyping ........................................102
  Parikshit Pritam Dhodapkar

  Andrea Höller, Gerhard Schönfelder, Nermin Kajtazovic, Tobias Rauter,
  and Christian Kreiner

Author Index ........................................................................................................111