2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines

(FCCM 2015)

Vancouver, British Columbia, Canada
2-6 May 2015
# Table of Contents

- **Message from the General and Program Chairs**
- **Organizing and Technical Program Committees**

## Trends, Revisits, and Overlays

- Technology Scaling in FPGAs: Trends in Applications and Architectures
  - Lesley Shannon, Veronica Cojocaru, Cong Nguyen Dao, and Philip H.W. Leong
- Revisiting Serial Arithmetic: A Performance and Tradeoff Analysis for Parallel Applications on Modern FPGAs
  - Aaron Landy and Greg Stitt
- Rapid Overlay Builder for Xilinx FPGAs
  - Michael Xi Yue, Dirk Koch, and Guy G.F. Lemieux
- Adjustable-Cost Overlays for Runtime Compilation
  - James Coole and Greg Stitt
- Efficient Overlay Architecture Based on DSP Blocks
  - Abhishek Kumar Jain, Suhaib A. Fahmy, and Douglas L. Maskell

## Poster Session I

- High Performance Sparse LU Solver FPGA Accelerator Using a Static Synchronous Data Flow Model
  - Mohamed W. Hassan, Ahmed E. Helal, and Yasser Y. Hanafy
- Cycle-Accurate Replay and Debugging of Running FPGA Systems
  - Sunil Shukla and David F. Bacon
- Heterogeneous Platform to Accelerate Compute Intensive Applications
  - Santhosh Kumar Rethinagiri, Oscar Palomar, Javier Arias Moreno, Osman Unsal, and Adrian Cristal
High Performance Memory Accesses on FPGA-SoCs: A Quantitative Analysis ......................................................32
    Matthias Göbel, Chi Ching Chi, Mauricio Alvarez-Mesa, and Ben Juurlink

Sparse Graph Processing with Soft-Processors .......................................................................................................33
    Nachiket Kapre

Improving Data Partitioning Performance on OpenCL-Based FPGAs .................................................................34
    Zeke Wang, Bingsheng He, and Wei Zhang

Performance and Energy Optimization on MPSoCs by Enabling STT-MRAM LUTs ........................................35
    Hongyuan Ding and Miaoqing Huang

Networking and Compression

Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware ..........................................................36
    David Sidler, Gustavo Alonso, Michaela Blott, Kimon Karras, Kees Vissers, and Raymond Carley

Enabling High Throughput and Virtualization for Traffic Classification on FPGA .............................................44
    Yun R. Qu and Viktor K. Prasanna

A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs ..................................................52
    Jeremy Fowers, Joo-Young Kim, Doug Burger, and Scott Hauck

Enabling Fast and Accurate Emulation of Large-Scale Network on Chip Architectures on a Single FPGA ........60
    Thiem Van Chu, Shimpei Sato, and Kenji Kise

Accelerating SpMV on FPGAs by Compressing Nonzero Values .................................................................64
    Paul Grigoras, Pavel Burovskiy, Eddie Hung, and Wayne Luk

Power and Energy

Zedwulf: Power-Performance Tradeoffs of a 32-Node Zynq SoC Cluster .............................................................68
    Pradeep Moorthy and Nachiket Kapre

Energy-Efficient Acceleration of OpenCV Saliency Computation Using Soft Vector Processors ....................76
    Gopalakrishna Hegde and Nachiket Kapre

Autotuning FPGA Design Parameters for Performance and Power ..........................................................84
    Azamat Mametjanov, Prasanna Balaprakash, Chekuri Choudary, Paul D. Hovland, Stefan M. Wild, and Gerald Sabin

FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric .............................................92
    Mohammed Alawad and Mingjie Lin
Poster Session II

Accelerating Interconnect Analysis Using High-Level HDLs and FPGA, SpiNNaker as a Case Study .................................................................96
Mohsen Ghasempour, Jonathan Heathcote, Javier Navaridas, Luis A. Plana,
Jim Garside, and Mikel Luján

Fast Design Space Exploration Using Vivado HLS: Non-binary LDPC Decoders ..................................................97
Joao Andrade, Nithin George, Kimon Karras, David Novo, Vitor Silva, Paolo Ienne,
and Gabriel Falcao

Design of a Distributed Compressor for Astronomy SSD .................................................................98
Bo Peng, Xi Jin, Tianqi Wang, and Xueliang Du

Scalable Key/Value Search in Datacenters ..........................................................................................99
John W. Lockwood

Function Proxies for Improved Resource Sharing in High Level Synthesis .............................................100
Marco Minutoli, Vito Giovanni Castellana, Antonino Tumeo, and Fabrizio Ferrandi

Automatic Soft CGRA Overlay Customization for High-Productivity Nested Loop Acceleration on FPGAs ..........................................................101
Cheng Liu and Hayden Kwok-Hay So

Adaptive Configurable Transactional Memory for Multi-processor FPGA Platforms ..........................102
Jeevan Sirkunan, Chia Yee Ooi, N. Shaikh-Husin, Yuan Wen Hau, and M.N. Marsono

Machine Learning Techniques

Pipelined Genetic Propagation ......................................................................................................................103
Liucheng Guo, Ce Guo, David B. Thomas, and Wayne Luk

FPGA Acceleration of Recurrent Neural Network Based Language Model ..................................................111
Sicheng Li, Chumpeng Wu, Hai (Helen) Li, Boxun Li, Yu Wang, and Qinru Qiu

Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing ........................................................................119
Nachiket Kapre, Bibin Chandrashekaran, Harnhua Ng, and Kirvy Teo

Debug, Test, and Fault Detection

Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs .................................................................127
Jeffrey Goeders and Steve J.E. Wilton

High-Level Debugging and Verification for FPGA-Based Multicore Architectures .............................................135
Oriol Arcas Abella, Adrián Cristal, and Osman S. Unsal

Estimating Soft Processor Soft Error Sensitivity through Fault Injection ..................................................143
Nathan A. Harward, Michael R. Gardiner, Luke W. Hsiao, and Michael J. Wirthlin
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protecting against Cryptographic Trojans in FPGAs</td>
<td>151</td>
</tr>
<tr>
<td>Pawel Świerczynski, Marc Fyrbiak, Christof Paar, Christophe Huriaux, and Russell Tessier</td>
<td></td>
</tr>
<tr>
<td>Automatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems</td>
<td>155</td>
</tr>
<tr>
<td>Alban Bourge, Olivier Muller, and Frédéric Rousseau</td>
<td></td>
</tr>
<tr>
<td>Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS</td>
<td>159</td>
</tr>
<tr>
<td>Junyi Liu, Samuel Bayliss, and George A. Constantinides</td>
<td></td>
</tr>
<tr>
<td><strong>Poster Session III</strong></td>
<td></td>
</tr>
<tr>
<td>HATCH: Hash Table Caching in Hardware for Efficient Relational Join on FPGA</td>
<td>163</td>
</tr>
<tr>
<td>Behzad Salami, Oriol Arcas-Abella, and Nehir Sonmez</td>
<td></td>
</tr>
<tr>
<td>Accelerating Big Data Analytics Using FPGAs</td>
<td>164</td>
</tr>
<tr>
<td>Katayoun Neshatpour, Maria Malik, Mohammad Ali Ghodrat, and Houman Homayoun</td>
<td></td>
</tr>
<tr>
<td>Massively Parallel Dynamically Reconfigurable Multi-FPGA Computing System</td>
<td>165</td>
</tr>
<tr>
<td>Venkatasubramanian Viswanathan, Rabie Ben Atitallah, and Jean-Luc Dekeyser</td>
<td></td>
</tr>
<tr>
<td>A System on Reconfigurable Chip for Handwritten Digit Recognition</td>
<td>166</td>
</tr>
<tr>
<td>Luca B. Saldanha and Christophe Bobda</td>
<td></td>
</tr>
<tr>
<td>An Efficient KNN Algorithm Implemented on FPGA Based Heterogeneous Computing System Using OpenCL</td>
<td>167</td>
</tr>
<tr>
<td>Yuliang Pu, Jun Peng, Letian Huang, and John Chen</td>
<td></td>
</tr>
<tr>
<td><strong>Applications</strong></td>
<td></td>
</tr>
<tr>
<td>Architectures and Precision Analysis for Modelling Atmospheric Variables with Chaotic Behaviour</td>
<td>171</td>
</tr>
<tr>
<td>Francis P. Russell, Peter D. Düben, Xinyu Niu, Wayne Luk, and T.N. Palmer</td>
<td></td>
</tr>
<tr>
<td>Fast and Flexible Conversion of Geohash Codes to and from Latitude/Longitude Coordinates</td>
<td>179</td>
</tr>
<tr>
<td>Roger Moussalli, Mudhakar Srivatsa, and Sameh Asaad</td>
<td></td>
</tr>
<tr>
<td>SSKetch: An Automated Framework for Streaming Sketch-Based Analysis of Big Data on FPGA</td>
<td>187</td>
</tr>
<tr>
<td>Bita Darvish Rouhani, Ebrahim M. Songhori, Azalia Mirhoseini, and Farinaz Koushanfar</td>
<td></td>
</tr>
<tr>
<td>An Open-Source Tool Flow for the Composition of Reconfigurable Hardware Thread Pool Architectures</td>
<td>195</td>
</tr>
<tr>
<td>Jens Korinth, David de la Chevalerie, and Andreas Koch</td>
<td></td>
</tr>
<tr>
<td>A Novel High-Throughput Acceleration Engine for Read Alignment</td>
<td>199</td>
</tr>
<tr>
<td>Yu-Ting Chen, Jason Cong, Jie Lei, and Peng Wei</td>
<td></td>
</tr>
<tr>
<td>A Parallel and Pipelined Architecture for Accelerating Fingerprint Computation in High Throughput Data Storages</td>
<td>203</td>
</tr>
<tr>
<td>Dongyang Li, Qing Yang, Qingbo Wang, Cyril Guyot, Ashwin Narasimha, Dejan Vucinic, and Zvonimir Bandic</td>
<td></td>
</tr>
</tbody>
</table>
Implementation I

Modular SRAM-Based Binary Content-Addressable Memories ............................................................. 207
Ameer M.S. Abdelhadi and Guy G.F. Lemieux

A Low-Latency, Low-Area Hardware Oblivious RAM Controller ...................................................... 215
Christopher W. Fletcher, Ling Ren, Albert Kwon, Marten van Dijk, Emil Stefanov,
Dimitrios Serpanos, and Srinivas Devadas

Measuring the Accuracy of Minimum Width Transistor Area in Estimating FPGA Layout Area ................................................................. 223
Farheen Fatima Khan and Andy Ye

Offset Pipelined Scheduling: Conditional Branching for CGRAs ....................................................... 227
Aaron Wood and Scott Hauck

Poster Session IV

A Highly-Efficient, Adaptive and Fault-Tolerant SoC Implementation of a Fourier Transform Spectrometer Data Processing ........................................................................... 231
Xabier Iturbe, Didier Keymeulen, Patrick Yiu, Dan Berisford, Kevin Hand,
Robert Carlson, and Emre Ozer

FPGA Design for PCANet Deep Learning Network .............................................................................. 232
Yuteng Zhou, Wei Wang, and Xinming Huang

Functional Locking Modules for Design Protection of Intellectual Property Cores ............................... 233
Brice Colombier and Lilian Bossuet

Virtual Channel and Switch Allocation for Low Latency Network-on-Chip Routers .............................. 234
Alireza Monemi, Chia Yee Ooi, and Muhammad Nadzir Marsono

Early Experiences with OpenCL on FPGAs: Convolution Case Study .................................................. 235
C. Rodriguez-Donate, G. Botella, C. Garcia, E. Cabal-Yepez, and M. Prieto-Matias

Implementation II

Optimizing Residue Number Reverse Converters through Bitwise Arithmetic on FPGAs .......................................................... 236
Bangtian Liu, Haohuan Fu, Lin Gan, Wenlai Zhao, and Guangwen Yang

A Reconfigurable Multiclass Support Vector Machine Architecture for Real-Time Embedded Systems Classification ...................................................................................... 244
Jason Kane, Robert Hernandez, and Qing Yang

Floorplanning for Partially-Reconfigurable FPGAs via Feasible Placements Detection ......................... 252
Marco Rabozzi, Antonio Miele, and Marco D. Santambrogio

Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions ....................................................... 256
Victor M. Gonçalves Martins, João Gabriel Reis, Horácio C.C. Neto, and Eduardo Augusto Bezerra