2015 19th International Symposium on VLSI Design and Test

(VDAT 2015)

Ahmedabad, India
26-29 June 2015
# Table of Contents

GA based diagnostic test pattern generation for Transition Faults ....... 1  
*Anupam Bhar, Santanu Chattopadhyay, Indranil Sengupta and Rohit Kapur*

Fabrication and Characterization of Pressure Sensor, and Enhancement of Output Characteristics by Modification of Operating Pressure Range . . 7  
*S Santosh Kumar and B D Pant*

Low Power, High Speed Error Tolerant Multiplier Using Approximate Adders ................................................................. 11  
*Karri Manikantha Reddy, Nithin Kumar Y.B., Dheeraj Sharma and Vasantha M.H.*

A methodology to reuse random IP stimuli in an SoC functional verification environment ................................................... 17  
*Rashmi Vs, Giridhar Somayaji and Sirisha Bhamidipati*

Improved Supply Regulation and Temperature Compensated Current Reference Circuit with Low Process Variations ......................... 22  
*Suraj Gupta, Sabir Ali Mondal and Dr. Hafizur Rahaman*

Area Optimized CMOS Layouts of a 50 Gb/s Low Power 4:1 Multiplexer 28  
*Vibhor Pareek and Gaurvi Goyal*

Defect Characterization and Testing of QCA Devices and Circuits: A Survey ................................................................. 34  
*Vaishali Dhare and Usha Mehta*

A New Defect Tolerant Approach for Reliable Majority Voter Design .... N/A  
*Atin Mukherjee and Anindya Sundar Dhar*

Design and simulation of magnetic logic device for next generation data processing .............................................................. 41  
*Madhav Rao, Neha Oraon and Ranganatha S*

Hamming Code Based Technique to Resolve The Bit Flip Impact on Compressed VLSI Test Data in IP Core Based SoC ....................... 47  
*Harikrishna Parmar and Dr. Usha Mehta*

Design and Simulative Analysis of a Batteryless Teflon Coated Capacitive Pressure Sensor for Glaucoma Diagnosis ......................... 53  
*Yericharla Mary Asha Latha and Gargi Khanna*

Instruction Cache Size Exploration Technique for Embedded Software Applications .............................................................. 58  
*Rajendra Patel and Arvind Rajawat*
Design and Implementation of DVB-S2 Transport Stream for Onboard Processing Satellite ............................................. 63
   Varsha Rangwani, Rajat Arora, Tvs Ram and Amit Patel

Cryptanalysis of hardware based stream ciphers and implementation of GSM stream cipher to propose a novel approach for designing n-bit LFSR stream cipher ............................................. 69
   Darshana Upadhyay, Trishla Shah and Priyanka Sharma

PDF testability of a combinational circuit derived by covering ROBDD nodes by Invert-AND-OR circuits ............................................. 75
   Toral Shah, Anzhela Matrosova and Virendra Singh

A New Row Decoding Architecture for Fast Wordline Charging in NOR Type Flash Memories ............................................. 77
   Rohan Sinha, Bhawana Singh Nirwan and Dr. Mohammad S. Hashmi

Analysis and Design Guidelines for Customized Logic Families in CMOS ............................................. 82
   Namrata Singh and Sujay Deb

A Low-Power Subthreshold LNA for Mobile Applications ............................................. 84
   Vinaya M M, Roy Paily Palathinkal and Anil Mahanta

An Embedded Framework for Accurate Object Localization using Center of Gravity Measure with Mean Shift Procedure ............................................. 89
   Jai Gopal Pandey, Abhijit Karmakar, Chandra Shekhar and Sundaram Gurunarayanan

Analysis & Characterization of Dual tail Current based Dynamic Latch Comparator with modified SR Latch using 90nm Technology ............................................. 95
   Vijay Savani and N. M . Devashrayee

An Impressive Approach for Incorporating Parallelism in Designing DMFB with Cross Contamination Avoidance ............................................. 97
   Debasis Dhal, Piyali Datta, Arpan Chakraborty, Sudipta Roy and Rajat Pal

An all digital delay lock loop architecture for high precision timing generator ............................................. 103
   Mohammad Waris, Mehta Urvi, Sanjeev Mehta and Arup Roy Chowdhury

Verilog-A Implementation of Energy-Efficient SAR ADCs for Biomedical Application ............................................. 109
   Yasoda Krishnasami and Santhanalakshmi Chandrasekar
Novel design for wideband Piezoelectric Vibrational Energy Harvester
(P-VEH) .......................................................... 115
  Pulkit Kumar Dubey, Gaurav Prabhudesai, Shaurya Kaushal and B.D. Pant

Standby Leakage Current Estimation Model for Multi Threshold CMOS Inverter Circuit in Deep Submicron Technology ............... 120
  Hari Sarkar and Sudakshina Kundu

Multi Terminal Net Routing for Island Style FPGAs using Nearly-2-SAT Computation .................................................. 126
  Shyamapada Mukherjee and Suchismita Roy

Implementation of A High Speed Multiplier for High-Performance and Low Power Applications ................................. 132
  Ganesh Kumar G and Subhendu Kumar Sahoo

A Novel Two Phase Heuristic Routing Technique in Digital Microfluidic Biochip .................................................. 136
  Sarit Chakraborty, Chandan Das, Susanta Chakraborty and Partha Sarathi Dasgupta

A Pipelined Memory-Efficient Architecture for Face Detection and Tracking on a Multicore Environment ......................... 142
  Sudha Natarajan and Bharat Chandrahas

Performance Study of Side Block Oxide Band Gap Engineered SONOS: A Device Simulation Approach .............................. 144
  Gagan Deep Verma and Manisha Pattanaik

A Constructive Heuristic for Application Mapping onto an Express Channel based Network-on-Chip .......................... 148
  Sandeep Dsouza, Soumya Joshi and Santanu Chattopadhyay

Particle Swarm Optimization Approach for Low Temperature BIST .... 154
  Arpita Dutta and Santanu Chattopadhyay

Designing Efficient Combinational Compression Architecture for Testing Industrial Circuits ...................................... 160
  Anshuman Chandra, Santosh Kulkarni, Subramanian Chebiyam and Rohit Kapur

Low-Leakage Architecture for Embedded ROM .......................... 166
  Mansi Masrani and Raghavendra Chilukuri

Design and Development of Cantilever-type MEMS based Piezoelectric Energy Harvester ........................................ 168
  Shanky Saxena, Ritu Sharma and B.D. Pant
Development of Radiation Hardened By Design (RHBD) Primitive Gates using 0.18m CMOS Technology .......................... 172
   Rakesh Trivedi, N.M Devashrayee, Usha S Mehta, N.M Desai and Himanshu Patel

Thermal Aware AND-OR-XOR Network Synthesis .................. 174
   Priyanka Choudhury, Debanjali Nath, Vivek Rai and Sambhu Nath Pradhan

RTNA: Securing SOC Architectures from Confidentiality Attacks at Runtime using ART1 Neural Networks ..................... 180
   Krishnendu Guha, Debasri Saha and Amlan Chakrabarti

CORDIC on a Configurable Serial Architecture for Biomedical Signal Processing Applications .......................... 186
   Nupur Jain and Biswajit Mishra

High-Performance Multiplierless DCT architecture for HEVC ........ 192
   Anand Darji and Raviraj Makwana

Case Study : Re-visiting SoC Verification Challenges and Best Practices . 197
   Prokash Ghosh, Sandip Ghosh, Pritpal Singh and Saurabh Mishra

On Logic Depth per pipelining stage with Power aware Flop, Wave and Hybrid Pipelining with gate size and area constraints .......... 206
   Priyankar Talukdar

Bipolar Voltage Level Shifter ........................................ 212
   Hari Shanker Gupta, Jaymin Vaghela, Shweta Kirkire, Sunil Bhati, Sanjeev Mehta, Arup Roy Choudhary, Dipen M Patel and Ravi Shankar Chaurasia

On-chip CMOS temperature sensor with current calibrated accuracy of -1.1°C to +1.4°C (3σ from –20°C to 150°C) ........................ 217
   Mudasir Bashir, Sreehari Rao Patri and Krishnaprasad Ksr

High Speed Self Biased Current Sense Amplifier for Low Power CMOS SRAM’s .......................................................... 222
   Mudasir Bashir, Sreehari Rao Patri and Krishnaprasad Ksr

σLBDR : Congestion-aware Logic Based Distributed Routing for 2DNoC 227
   Niyati Gupta, Manoj Kumar, Vijay Laxmi, Manoj Gaur and Mark Zwolinski

A Novel Dual Multiplier Floating Point Multiply Accumulate Architecture 233
   Rohit Kumar and Manisha Pattanaik
Pre-Layout Estimation of Performance and Design of Basic Analog Circuits in Stress Enabled Technologies ................. 235
Arvind Kumar Sharma, Neeraj Mishra, Naushad Alam, Sudeb Das-gupta and Bulusu Anand

A Framework for Thermal Aware Reliability Estimation in 2D NoC ....... 241
Ashish Sharma, Prachi Upadhyay, Ruby Ansar, Vijay Laxmi, lava Bhar-gava, Manoj Singh Gaur and Mark Zwolinski

An Improved AES Hardware Trojan Benchmark to Validate Trojan Detection Schemes in an ASIC Design Flow ................. 247
Sudeendra Kumar, Rakesh Chanamala, Sauvagya Sahoo and Kamalakanta Mahaputra

MAC based FIR Filter: A novel approach for Low-Power Real-Time De-noising of ECG signals................................. 253
Ranamdeep Kaur, Rahul Malhotra and Sujay Deb

A novel approach to Reusable Time-economized STIL based pattern development .................................................. 258
Rahul Malhotra, Sujay Deb and Fabio Carlucci

Super-scale Architecture Enhancement of LEON3 Core for DSP Application ...................................................... 263
Jagrut Mehta, A. D. Darji, Tvs Ram and Rajat Arora

C = 2 – DLM : CacheCoherenceawareDualLinkMeshforOn – chipInterconnect .................................................. 265
Sonal Yadav, V. Laxmi, M.S. Gaur and Megha Bhargava

A 4 Bit Medium Speed Flash ADC Using Inverter Based Comparator in 0.18 m CMOS ........................................... 267
Malathi Damodaran, Greeshma Ravindranathan, Sanjay Rajendran and Venkataramani Balasubramanian

An Inductorless Receiver Front-End For Multiband Wireless Applications 272
Priyanka Sharma, Sunil Pandey and Pravin Dwaramwar

A Novel Adiabatic SRAM Cell Implementation using SCRL .......... 277
Noor Mahammad Sk and Dinesh Kumar Selvakumaran

Realistic dynamic timing verification for complex Mixed signal hard macro’s using UVM ......................................... 279
Ravi Patel, Kunal Parihar and Venkatesh Muchipalli

Design and Implementation of Pipelined Wallace-Tree Multiplier ...... N/A
Priyanka Nautiyal and Pitchaiah Madduri
Implementation of High Speed Radix-10 Parallel Multiplier using Verilog
Sonam Negi and Pitchaiah Madduri

Timing Model for Two Stage Buffer and Its Application in ECSM Characterization
Yogesh Chaurasiya, Surabhi Bhargava, Arvind Kumar Sharma, Baljit Kaur and Bulusu Anand

Performance Optimization of Real Time Control Systems Using Variable Time Period
Jaishree Mayank and Arijit Mondal

Intuitive design of PTAT and CTAT circuits for MOSFET based temperature sensor using Inversion Coefficient based approach
Kirminder Singh and Shikhar Tewari

Power Aware Cache Miss Reduction by Energy Efficient Victim Retention
Shounak Chakraborty, Shirshendu Das and Hemangee Kapoor

An Efficient Searching Mechanism for Dynamic NUCA in Chip Multiprocessors
Karthick Vanapalli, Hemangee Kapoor and Shirshendu Das

Simulation and Characterization of Dual-Gate SOI MOSFET, On-chip Fabricated with ISFET
Jyoti Yadav, Soumendu Sinha, Amit Sharma, Rekha Chaudhary, Ravindra Mukhiya, Rishi Sharma and V K Khanna

An Offset-Tolerant Self-Correcting Sense Amplifier for Robust High Speed SRAM
Praneet Bhatia, Bhupendra Singh Reniwal and Santosh Kumar Vishvakarma

Fabrication and Characterization of Al gate n-MOSFET, On-chip Fabricated with Si3N4 ISFET
Rekha Chaudhary, Amit Sharma, Soumendu Sinha, Jyoti Yadav, Rishi Sharma, Ravindra Mukhiya and V K Khanna

An Integrable Trench LDMOS Transistor on SOI for RF Power Amplifiers in PICs
Mayank Panetha and Yashvir Singh

An Efficient Approach for Estimating the impact of SSO noise on LPDDR2 Timing Budget
Yagya Dutt Mishra, Mohammad S Hashmi and Akhilesh Chandra Mishra

A Cost-Optimal Algorithm for Guard Zone Computation Including Detection and Exclusion of Overlapping
Ranjan Mehera, Arpan Chakraborty, Pigali Datta and Rajat Pal
Real Time Multisensor Laplacian Fusion on FPGA

Kshitij Agrawal and Shubhajit Roy Chowdhury

Partitioning-based Test Time Reduction for Core-Based 3DICs

Sabyasachee Banerjee, Subhashis Majumder and Debesh K. Das

A Secure Architecture for the Design for Testability Structures

Samta Talatule, Pravin Zode and Pradnya Zode

Advanced UPF based Voltage-Aware Verification for IOs

Ronak Patel, Amit Singh, Archana Arya, Pulkit Bhatnagar and Amisha Naik

Squarer Design with Reduced Area and Delay

Arindam Banerjee and Debesh Das

A Novel RO PUF for Hardware Security

Sauvagya Sahoo, Sudeendra Kumar K and Kamalakanta Mahapatra

BONY: An algorithm to generate large synthetic combinational
benchmark circuits

Priyankar Talukdar

Area Compact 5T Portless SRAM cell for High Density Cache in 65nm
CMOS

Jitendra Kumar Yadav, Pallavi Das, Abhinav Jain and Anuj Grover

Methodology of Optimizing ESD Protection for the application of High
Speed LVDS I/O

Vishnuram Abhinav, Dheeraj Kumar Sinha, Rajan Singh, Forrest Brewer
and Amitabh Chatterjee

Analysis of Stability and Different Speed Boosting Assist Techniques
towards the Design and Optimization of High Speed SRAM Cell

Rohan Sinha and Pranay Samanta

Cache Coherence Verification for Heterogeneous Chip Multiprocessors

Bidesh Chakraborty, Bhanu Pratap Singh, Chinnapureddy Mullangi,
Mamata Dalui and Biplob K Sikdar

A Fault Tolerant Test Hardware for L1 Cache Module in Tile CMPs
Architecture

Mousumi Saha, Navneet Kumar Gautam and Biplob K Sikdar

Parallel Two Step Random Walk Algorithm to Analyze VLSI Power
Grid Networks

Satyabrata Dash, Vivek Bangera, Vinay B. Y. Kumar, Gaurav Trivedi
and Sachin B. Patkar
A Novel VLSI Design Of DCTQ Processor for FPGA Implementation  
Yogesh Jain, Aviraj Jadhav, Akshay Hindole, Jithin Vadakoot, Deven-dra Bilaye and Harish Dixit

Fault Masking in Quantum-dot Cellular Automata using Prohibitive Logic Circuit  
Bibhash Sen, Harsh Tibrewal, Biplab K Sikdar, Nilesh Chakraborty, Rachit Daga and Rajdeep K Nath

Sensitivity and Non-linearity Study and Performance Enhancement in Bossed Diaphragm Piezoresistive Pressure Sensor  
Ramprasad Nambisan, S Santosh Kumar and B D Pant

High Power Gain Low Noise Amplifier Design for Next Generation 1-7GHz Wideband RF Frontend RFIC using 0.18m CMOS  
Hasmukh Koringa, Bhushan Joshi and Dr. Vipul Shah

Design and Analysis of a Touch Mode MEMS Capacitive Pressure Sensor for IUPC  
Anil Sharma

Implementation of Input Data Buffering and Scheduling Methodology for 8 Parallel MDC FFT  
Govinda Rao Lochalra, Sudeendra Kumar K, Kamalakanta Mahapatra and Samit Ari

An Efficient On-chip Energy Processing Circuit for Micro-Scale Energy Harvesting Systems  
Saroj Mondal and Roy Paily

Measurement of De-assertion Threshold of Power-on-Reset Circuits  
Sanjay Wadhwa and Avinash Chandra Tripathi

Transient Current Estimation using S3C (Standard Cell Current Transient Characterization)  
Michael Skaggs, Sushmita Rao, Ryan Robucci, Nilanjan Banerjee and Chintan Patel

Molecular Modelling of Nano Bio p-i-n FET  
Debarati Dey, Pradipita Roy and Debashis De

Analysis of CMOS Inhibitory Synapse with varying Neurotransmitter Concentration, Reuptake Time and Spread Delay  
Pradyumna Galgali and Surandhra Rathod

TSV aware Standard Cell placement for 3D ICs  
Sameer Pawanekar and Dr. Gaurav Trivedi
Net Weighing Based Timing Driven Standard Cell Placer  .......... 469
    Sameer Pawanekar and Dr. Gaurav Trivedi

FPGA Based Disk Controller and Photon Counter of Polarimeter .... 475
    Binal Baraiya, Hiren Mewada and Amish Shah

Out Of Order Floating Point Coprocessor For RISC V ISA .......... 481
    Vinayak Patil, Anesh Raveendran, Sobha Pm, David Selvakumar and Vivian Desalpine

RISC-V Out-Of-Order Data conversion Co-processor ............... 488
    Anesh R, Vinayak Patil, Sobha Pm, David Selvakumar and Vivian Desalpine

A 2.47 GHz Ultra Nano Crystalline Diamond Disk Resonator with
Temperature Compensation for RF Application ................... 489
    Rajesh C Junghare, Vinayak Pachkawde and Rajendra M. Patrikar

A small Bandwidth Microelectromechanical Ring Resonator-based
Bandpass Filter ...................................................... 491
    Vinayak Pachkawade, Rajesh Junghare and Rajendra M Patrikar

Design of Area efficient and Low Power Bandgap Voltage Reference
using Sub-threshold MOS Transistors ............................ 496
    Prashant Khot and Dr. Rajashekar Shettar

Detection and analysis of hardware trojan using scan chain method ... 501
    Rithesh Munishamanna, Siva Yellampalli and Harish G

Low Power & Hardware Cost STUMPS BIST ........................ 507
    Ravi Kiran N, Karthik A, G Harish and Siva Yellampalli

modified low power scan based technique ........................ 511
    Gowthami M R, Bhargav Ram B V, G Harish and Siva Yellampalli

Additional Papers

Sensitivity Analysis of DRV for Various Configurations of SRAM......... 516
    Ruchi, S. Dasgupta

Modeling and Synthesis of Molecular Memory.......................... 521
    Renu Kumawat, Vineet Sahula and Manoj Singh Gaur

Side Channel Attack Resistant Architecture for Elliptic Curve Cryptography..... 523
    Pravin Zode and Raghavendra B. Deshmukh

Introduction to MEMS; their applications as Sensors for Chemical & Bio Sensing.... 525
    Nitin S. Kale

Multicore Processor – Architecture and Programming........................ 527
    N. Sudha

Network-on-chip: Current Issues and Challenges.............................. 529
    Manoj Singh Gaur, Vijay Laxmi, Mark Zwolinski, Manoj Kumar, Niyati Gupta and Ashish

Power-and Thermal-aware Testing of VLSI Circuits and Systems............... 532
    Santanu Chattopadhyay

Real-time Embedded Systems Analysis – From Theory to Practice............ 533
    Ansuman Banerjee, Arnab Sarkar, Arijit Mondal and Santosh Biswas

SCL 180nm CMOS Foundry: High Reliability ASIC design for Aerospace
Applications ............................................................ 535
    Shri H. S. Jatana and Nilesh M. Desai

Technology Scaling and Its Side Effects ................................ 537
    Aminul Islam