2015 Forum on Specification and Design Languages (FDL 2015)

Barcelona, Spain
14-16 September 2015
# Table of Contents

Welcome .......................................................................................................................... 5
General Chair and Program Chair .................................................................................. 6
Keynote Speakers ........................................................................................................... 7
Program Committee ...................................................................................................... 9
Sponsors ......................................................................................................................... 9

Session 1: Clocks and Their Applications .................................................................... 10

S1.1: Enabler-Based Synchronizer Model for Clock Domain Crossing Static Verification
Mejid Kebaili, Katell Morin-Allory, Jean-Christophe Brignone and Dominique Borrione........11

S1.2: Temporal Decoupling with Error-Bounded Predictive Quantum Control
Georg Gläser, Gregor Nitsche and Eckhard Hennig..........................................................18

S1.3: A Methodology for Inserting Clock-Management Strategies in Transaction-Level Models of
System-on-Chips
Hend Affes, Michel Auguin, Francois Verdie and Alain Pegatoquet..................................24

Special Session 1: Power Aware Modelling and Design ............................................. 31

SS1.1: Modeling Power Consumption at System-Level for Design of Power Integrity-Aware AMS-Circuits
Xiao Pan, Javier Moreno and Christoph Grimm..................................................................32

SS1.2: WiSeBat: Accurate Energy Benchmarking of Wireless Sensor Networks
Quentin Bramas, Wilfried Dron, Mariem Ben Fadhl, Khalil Hachicha, Patrick Garda and Sebastien Tixeul.................................................................40

Session 2: FMI and SystemC-AMS ............................................................................. 48

S2.1: Virtual Hardware-In-The-Loop Co-Simulation for Multi-Domain Automotive Systems via the
Functional Mock-Up Interface
Robert Lajos Bücs, Luis Gabriel Murillo, Ekaterina Korotcenko, Gaurav Dugge, Rainer Leupers, Gerd
Ascheid, Andreas Ropers, Markus Wedler and Andreas Hoffmann......................................49

S2.2: Standard Compliant Co-Simulation Models for Verification of Automotive Embedded Systems
Martin Krammer, Helmut Martin, Zoran Radmilovic, Simon Erker and Michael Karner...........57

S2.3: Conservative Behavioural Modelling in SystemC-AMS
Sara Vinco, Michele Lora and Mark Zwolinski.................................................................65

Session 3: Design and Correctness ............................................................................. 73

S3.1: A Special-Purpose Language for Implementing Pipelined FPGA-based Accelerators
Cristiano Bacelar De Oliveira, Ricardo Menotti, Joao Cardoso and Eduardo Marques............74
### Session 3: Design and Correctness (continued)

**S3.2:** Towards a Toolchain for Assertion-Driven Test Sequence Generation  
Laurence Pierre

**S3.3:** Architectural System Modeling for Correct-by-Construction RTL Design  
Joakim Urdahl, Dominik Stoffel and Wolfgang Kunz

### Session 4: From MARTE Models to Initial Implementations

**S4.1:** Extensions to the UML Profile for MARTE for Distributed Embedded Systems  
Emad Samuel Malki Ebeid, Julio Medina, Davide Quaglia and Franco Fummi

**S4.2:** Building a Dynamically Reconfigurable System Through a High-Level Development Flow  
David de La Fuente, Jesús Barba, Juan Carlos López, Xerach Peña, Pablo Peñil and Pablo Sanchez

### Special Session 2: High Integrity Multi-Core Modelling for Future Systems (Hi-MCM)

**SS2.1:** Mixed-Criticality System Modelling with Dynamic Execution Mode Switching  
Philipp Ittershagen, Kim Gruettner and Wolfgang Nebel

**SS2.2:** Enhancing Analyzability and Time Predictability in UML/MARTE Component-based Application Models  
Fernando Herrera, Pablo Peñil and Eugenio Villar

**SS2.3:** Temporal Independence Validation for IEC-61508 Compliant Mixed-Criticality Systems Based on Multicore Partitioning  
Asier Larrucea Ortube, Irune Agirre, Carlos Fernando Nicolas, Jon Perez, Mikel Azkarate-Askasua and Ton Trapman