# Table of Contents

## Oral Session O1: Applications I

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accelerated Cell Imaging and Classification on FPGAs for Quantitative-phase Asymmetric-detection Time-stretch Optical Microscopy</td>
<td>1</td>
</tr>
<tr>
<td>Junyi Xie, Xinyu Niu, Andy K. S. Lau, Kevin K. Tsia, Hayden K. H. So</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA Acceleration of Reference-Based Compression for Genomic Data</td>
<td>9</td>
</tr>
<tr>
<td>James Arram, Moritz Pflanzer, Thomas Kaplan, Wayne Luk</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Leftmost Longest Regular Expression Matching in Reconfigurable Logic</td>
<td>17</td>
</tr>
<tr>
<td>Kubilay Atasu</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bringing Programmability to the Data Plane: Packet Processing with a NoC-Enhanced FPGA</td>
<td>24</td>
</tr>
<tr>
<td>Andrew Bitar, Mohamed S. Abdelfattah, Vaughn Betz</td>
<td></td>
</tr>
</tbody>
</table>

## Oral Session O2: High Level Synthesis: Debugging

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>An Adaptive Virtual Overlay for Fast Trigger Insertion for FPGA Debug</td>
<td>32</td>
</tr>
<tr>
<td>Fatemeh Eslami and Steven J.E. Wilton</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Using Round-Robin Tracepoints to Debug Multithreaded HLS Circuits on FPGAs</td>
<td>40</td>
</tr>
<tr>
<td>Jeffrey Goeders and Steven J.E. Wilton</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Using Source-to-Source Compilation to Instrument Circuits for Debug with High Level Synthesis</td>
<td>48</td>
</tr>
<tr>
<td>Joshua S. Monson and Brad Hutchings</td>
<td></td>
</tr>
</tbody>
</table>

## Oral Session O3: Architecture

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>QuickDough: A Rapid FPGA Loop Accelerator Design Framework Using Soft CGRA Overlay</td>
<td>56</td>
</tr>
</tbody>
</table>
Energy Minimization in the Time-Space Continuum 64
Hyunseok Park, Shreel Vijayvargiya, Andre DeHon

Automatic FPGA System and Interconnect Construction with Multicast and Customizable Topology 72
Alex Rodionov, Jonathan Rose

Improved Carry Chain Mapping for the VTR Flow 80
Ana Petkovska, Grace Zgheib, David Novo, Muhsen Owaida, Alan Mishchenko and Paolo Ienne

Oral Session O4:

HETRIS: Adaptive Floorplanning for Heterogeneous FPGAs 88
Kevin E. Murray and Vaughn Betz

Analyzing the Divide between FPGA Academic and Commercial Results 96
Elias Vansteenkiste, Alireza Kaviani and Henri Fraisse

OpenCL Library of Stream Memory Components Targeting FPGAs 104
Jasmina Vasiljevic, Ralph Wittig, Paul Schumacher, Jeff Fifield, Fernando Martinez Vallina, Henry Styles, Paul Chow

Exploring Pipe Implementations using an OpenCL Framework for FPGAs 112
Vincent Mirian, Paul Chow

Oral Session O5: Applications II

An Exact MCMC Accelerator Under Custom Precision Regimes 120
Shuanglong Liu, Grigorios Mingas, Christos-Savvas Bouganis

FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC 128
Jianfeng Zhang, Paul Chow, Hengzhu Liu

Braiding: a Scheme for Resolving Hazards in Kernel Adaptive Filters 136
Stephen Tridgell, Duncan J.M. Moss, Nicholas J. Fraser and Philip H.W. Leong

Oral Session O6: High Level Synthesis II

Custom-Sized Caches in Application-Specific Memory Hierarchies 144
Felix Winterstein, Kermin Fleming, Hsin-Jung Yang, John Wickerson, George Constantinides
Resource and Memory Management Techniques for the High-Level Synthesis of Software Threads into Parallel FPGA Hardware  152
Jongsok Choi, Jason Anderson, Stephen Brown

Provably Correct Development of Reconfigurable Hardware Designs via Equational Reasoning  160
Ian Graves, Adam Procter, William L. Harrison, Gerard Allwein

Poster Session P1:

Behavioral-Level IP Integration in High-Level Synthesis  172
Liwei Yang, Swathi Gurumani, Deming Chen, Kyle Rupnow

Optimized High-Level Synthesis of SMT Multi-Threaded Hardware Accelerators  176
Jens Huthmann, Andreas Koch

Minimizing DSP Block Usage Through Multi-Pumping  184
Bajaj Ronak and Suhaib A. Fahmy

An Adaptive Cross-Layer Fault Recovery Solution for Reconfigurable SoCs  188
Jifang Jin, Jian Yan, Xuegong Zhou and Lingli Wang

A Co-Design Approach for Accelerated SQL Query Processing via FPGA-based Data Filtering  192
Andreas Becher, Daniel Ziener, Klaus Meyer-Wegener, and Jurgen Teich

A Self-aware Data Compression System on FPGA in Hadoop  196
Yubin Li, Yuliang Sun, Guohao Dai, Yuzhi Wang, Jiacai Ni, Yu Wang, Guoliang Li, Huazhong Yang

Poster Session P2:

An FPGA-based Real-time Simultaneous Localization and Mapping System  200
Mengyuan Gu, Kaiyuan Guo, Wenqiang Wang, Yu Wang, Huazhong Yang

Hardware Design of a Fast, Parallel Random Tree Path Planner  204
Size Xiao, Adam Postula and Neil Bergmann

Lower Precision for Higher Accuracy: Precision and Resolution Exploration for Shallow Water Equations  208
James Stanley Targett, Xinyu Niu, Francis Russell, Wayne Luk, Stephen Jeffress, Peter Duben

Comparison of Thread Signatures for Error Detection in Hybrid Multicores  212
Sebastian Meisner and Marco Platzner
Advanced Bayer Demosaicing on FPGAs
Donald Bailey, Sharmil Randhawa, Jim S. Jimmy Li

JIT Trace-based Verification for High-Level Synthesis
Liwei Yang, Magzhan Ikram, Swathi Gurumani, Suhaib Fahmy, Deming Chen, Kyle Rupnow

PhD Forum
Cryptographic Techniques in Redundant Number Systems
Jason Motha, Andrew Bainbridge-Smith, Steve Weddell

2D Discrete Fourier Transform with Simultaneous Edge Artifact Removal for Real-Time Applications
Faisal Mahmood, Mart Toots, Lars-Goran Ofverstedt and Ulf Skoglund

FPGA based Acceleration of FDAS Module for Pulsar Search
Haomiao Wang, Oliver Sinnen

FPGA Implementation of a SIMD-Based Array Processor with Torus Interconnect
Yuki Murakami

Demonstration Session
An Efficient Architecture for Zero Overhead Data Encryption/Decryption using Reconfigurable Cryptographic Engine

Smart Camera for Trax Playing Robot
Donald G Bailey

Design Competition
Development of a TRAX Artificial Intelligence Algorithm using Path and Edge
Ryo Okuda, Tomohiro Tanaka, Keisuke Yamamoto, Takumu Yahagi and Kazuya Tanigawa

FPGA Trax Solver based on a Neural Network Design
Takumi Fujimori, Tomoya Akabe, Yoshizumi Ito, Kouta Akagi, Shinya Furukawa, Hiroki Shinba, Aoi Tanibata, and Minoru Watanabe

An Architecture-Algorithm Co-Design of Artificial Intelligence for Trax Player
Qing Lu, Chiu-Wing Sham and Francis C. M. Lau

An Implementation of Trax Player using Programmable SoC
Akira Kojima

**Trax Solver on Zynq with Deep Q-Network**

Naru Sugimoto, Takuji Mitsuishi, Takahiro Kaneda, Chihiro Tsuruta, Ryotaro Sakai, Hideki Shimura and Hideharu Amano