

2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig 2015)

**Riviera Maya, Mexico
7 – 9 December 2015**



**IEEE Catalog Number: CFP15389-POD
ISBN: 978-1-4673-9407-9**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15389-POD
ISBN (Print-On-Demand):	978-1-4673-9407-9
ISBN (Online):	978-1-4673-9406-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A 297MOPS/0.4MW ULTRA LOW POWER COARSE-GRAINED RECONFIGURABLE ACCELERATOR CMA-SOTB-2	1
<i>K. Masuyama ; Y. Fujita ; H. Okuhara ; H. Amano</i>	
A REAL-TIME RECONFIGURABLE ARCHITECTURE FOR FACE DETECTION	7
<i>V. Suse ; D. Ionescu</i>	
A RESOURCE-EFFICIENT MULTI-CAMERA GIGE VISION IP CORE FOR EMBEDDED VISION PROCESSING PLATFORMS	13
<i>O. W. Ibraheem ; A. Irwansyah ; J. Hagemeyer ; M. Porrmann ; U. Rueckert</i>	
A UNIVERSAL HARDWARE API FOR AUTHENTICATED CIPHERS	19
<i>E. Homsirikamol ; W. Diehl ; A. Ferozpuri ; F. Farahmand ; M. U. Sharif ; K. Gaj</i>	
ACCELERATING ALL-PAIRS SHORTEST PATH USING A MESSAGE-PASSING RECONFIGURABLE ARCHITECTURE	27
<i>O. G. Attia ; A. Grieve ; K. R. Townsend ; P. Jones ; J. Zambreno</i>	
ACCELERATING THE CONSTRUCTION OF BRIEF DESCRIPTORS USING AN FPGA-BASED ARCHITECTURE	33
<i>R. de Lima ; J. Martinez-Carranza ; A. Morales-Reyes ; R. Cumplido</i>	
ACCURATE IN-SITU RUNTIME MEASUREMENT OF ENERGY PER OPERATION OF SYSTEM-ON-CHIP ON FPGA	39
<i>S. S. Bhargav ; R. K. Prabakar ; Y. H. Cho</i>	
ACHIEVING ENERGY-EFFICIENCY ON MPSOCS: PERFORMANCE AND POWER OPTIMIZATIONS	47
<i>H. Ding ; M. Huang</i>	
ADAPTIVE CONTROLLER USING RUNTIME PARTIAL HARDWARE RECONFIGURATION FOR UNMANNED AERIAL VEHICLES (UAVS)	54
<i>N. Thomas ; A. Felder ; C. Bobda</i>	
AGING EFFECTS ON RING-OSCILLATOR-BASED PHYSICAL UNCLONABLE FUNCTIONS ON FPGAS	61
<i>S. Gehrler ; S. Leger ; G. Sigl</i>	
ANALYSIS OF FPGA AND SOFTWARE APPROACHES TO SIMULATE UNCONVENTIONAL COMPUTER ARCHITECTURES	67
<i>M. Ghasempour ; J. Heathcote ; J. Navaridas ; L. A. Plana ; J. Garside ; M. Lujan</i>	
AN IMPROVED HARDWARE DESIGN FOR MATRIX INVERSE BASED ON SYSTOLIC ARRAY QR DECOMPOSITION AND PIECEWISE POLYNOMIAL APPROXIMATION	75
<i>L. C. Santos ; A. C. Atoche ; J. V. Castilloy ; O. L. Gandaraz ; R. C. Alvarez ; J. O. Aguilar</i>	
AN OPTIMIZED RADIX-TREE FOR HARDWARE-ACCELERATED DICTIONARY GENERATION FOR SEMANTIC WEB DATABASES	81
<i>C. Blochwitz ; J. M. Joseph ; R. Backasch ; T. Pionteck ; S. Werner ; D. Heinrich ; S. Groppe</i>	
ARCHBORN: AN OPEN SOURCE TOOL FOR AUTOMATED GENERATION OF CHIP HETEROGENEOUS MULTIPROCESSOR ARCHITECTURES	88
<i>S. Ma ; H. Ding ; M. Huang ; D. Andrews</i>	
BUFFERING STRATEGIES FOR ULTRA HIGH-THROUGHPUT STREAM PROCESSING	94
<i>T. Koehn ; P. Athanas</i>	
DEEPLY HARDWARE-ENTANGLED RECONFIGURABLE LOGIC AND INTERCONNECT	101
<i>B. Erbagci ; M. Bhargava ; R. Dondero ; K. Ma</i>	
DESIGN AND EXPLORATION OF ROUTING METHODS FOR NOC-BASED MULTICORE SYSTEMS	109
<i>P. Bahrebar ; D. Stroobandt</i>	
DESIGNING CUSTOMIZED ISA PROCESSORS USING HIGH LEVEL SYNTHESIS	113
<i>S. Skalicky ; T. Ananthanarayana ; S. Lopez ; M. Lukowiak</i>	
DESIGN OF OPENCL-COMPATIBLE MULTITHREADED HARDWARE ACCELERATORS WITH DYNAMIC SUPPORT FOR EMBEDDED FPGAS	119
<i>A. Rodríguez ; J. Valverde ; E. de la Torre</i>	
DESIGN AND SYNTHESIS OF RECONFIGURABLE CONTROL-FLOW STRUCTURES FOR CGRA	126
<i>Z. E. Rakossy ; A. Acosta-Aponte ; T. G. Noll ; G. Ascheid ; R. Leupers ; A. Chattopadhyay</i>	

AN ARCHITECTURAL TEMPLATE FOR COMPOSING APPLICATION SPECIFIC DATAPATHS AT RUNTIME	134
<i>R. Backasch ; G. Hempel ; C. Blochwitz ; S. Werner ; S. Groppe ; T. Pionteck</i>	
EFFICIENT AND FLEXIBLE NOC-BASED GROUP COMMUNICATION FOR SECURE MPSOCS	140
<i>J. Sepúlveda ; D. Flórez ; G. Gogniat</i>	
AN EFFICIENT STRUCTURE FOR RUN-TIME CONFIGURATION OF SYNTHESIS AND CHANNELIZER FILTER BANKS	146
<i>T. Koehn ; M. Carrick ; P. Athanas</i>	
EVALUATING SHARED VIRTUAL MEMORY IN AN OPENCL FRAMEWORK FOR EMBEDDED SYSTEMS ON FPGAS	152
<i>V. Mirian ; P. Chow</i>	
EXPLICITLY ISOLATING DATA AND COMPUTATION IN HIGH LEVEL SYNTHESIS: THE ROLE OF POLYHEDRAL FRAMEWORK	160
<i>R. Cattaneo ; G. Pallotta ; D. Sciuto ; M. D. Santambrogio</i>	
EXPLOITING HARDWARE ABSTRACTION FOR HYBRID PARALLEL COMPUTING FRAMEWORK	166
<i>H. Ding ; M. Huang</i>	
EXPLOITING THE BROWNIAN BRIDGE TECHNIQUE TO IMPROVE LONGSTAFF-SCHWARTZ AMERICAN OPTION PRICING ON FPGA SYSTEMS	173
<i>J. A. Varela ; C. Brugger ; C. D. Schryver ; N. Wehn ; S. Tang ; S. Omland</i>	
EXPLORATION OF POLYNOMIAL MULTIPLICATION ALGORITHMS FOR HOMOMORPHIC ENCRYPTION SCHEMES	179
<i>V. Migliore ; M. M. Real ; V. Lapotre ; A. Tisserand ; C. Fontaine ; G. Gogniat</i>	
EXPLORING THE ENERGY CONSUMPTION OF LIGHTWEIGHT BLOCKCIPHERS IN FPGA	185
<i>S. Banik ; A. Bogdanov ; F. Regazzoni</i>	
FAUPU - A DESIGN FRAMEWORK FOR THE DEVELOPMENT OF PROGRAMMABLE IMAGE PROCESSING ARCHITECTURES	191
<i>M. Reichenbach ; T. Lieske ; S. Vaas ; K. Haublein ; D. Fey</i>	
FEASIBILITY OF HIGH LEVEL COMPILER OPTIMIZATIONS IN ONLINE SYNTHESIS	199
<i>L. J. Jung ; C. Hochberger</i>	
FLOATING POINT CORDIC-BASED ARCHITECTURE FOR POWERING COMPUTATION	206
<i>J. Mack ; S. Bellestri ; D. Llamocca</i>	
FPGA-BASED ACCELERATION OF HIGH DENSITY MYOELECTRIC SIGNAL PROCESSING	212
<i>A. Boschmann ; A. Agne ; L. Witschen ; G. Thombansen ; F. Kraus ; M. Platzner</i>	
FPGA-BASED CIRCULAR HOUGH TRANSFORM WITH GRAPH CLUSTERING FOR VISION-BASED MULTI-ROBOT TRACKING	220
<i>A. Irwansyah ; O. W. Ibraheem ; J. Hagemeyer ; M. Porrmann ; U. Rueckert</i>	
FPGA-BASED VISUAL CONTROL OF ROBOT MANIPULATORS USING DYNAMIC PERCEPTIBILITY	228
<i>J. Pérez ; A. Alabdo ; G. J. Garcia ; J. Pomares ; F. Torres</i>	
FPGA IMPLEMENTATION OF THE EKF ALGORITHM FOR LOCALIZATION IN MOBILE ROBOTICS USING A UNIFIED HARDWARE MODULE APPROACH	235
<i>L. Contreras ; S. Cruz ; J. M. S. T. Motta ; C. H. Llanos</i>	
FPGA BASED NODES FOR SUB-MICROSECOND SYNCHRONIZATION OF CYBER-PHYSICAL PRODUCTION SYSTEMS ON HIGH AVAILABILITY RING NETWORKS	241
<i>A. Astarloa ; N. Moreira ; U. Bidarte ; M. Urbina ; D. Modrono</i>	
G-DMA: IMPROVING MEMORY ACCESS PERFORMANCE FOR HARDWARE ACCELERATED SPARSE GRAPH COMPUTATION	247
<i>A. Bean ; N. Kapre ; P. Cheung</i>	
GIMME2 - AN EMBEDDED SYSTEM FOR STEREO VISION AND PROCESSING OF MEGAPIXEL IMAGES WITH FPGA-ACCELERATION	253
<i>C. Ahlberg ; F. Ekstrand ; M. Ekstrom ; G. Spampinato ; L. Asplund</i>	
HARDWARE ISOLATION TECHNIQUE FOR IRC-BASED BOTNETS DETECTION	261
<i>F. Hategekimana ; A. Tbatou ; C. Bobda ; C. Kamhoua ; K. Kwiat</i>	
A HIGHLY PARALLEL AES-GCM CORE FOR AUTHENTICATED ENCRYPTION OF 400 GB/S NETWORK PROTOCOLS	267
<i>B. Buhrow ; K. Fritz ; B. Gilbert ; E. Daniel</i>	
HIGH THROUGHPUT SKETCH BASED ONLINE HEAVY CHANGE DETECTION ON FPGA	274
<i>D. Tong ; V. Prasanna</i>	
A HYBRID DESIGN FOR HIGH PERFORMANCE LARGE-SCALE SORTING ON FPGA	282
<i>A. Srivastava ; R. Chen ; V. K. Prasanna ; C. Chelmis</i>	

IMPROVING FPGA NOC PERFORMANCE USING VIRTUAL CUT-THROUGH SWITCHING TECHNIQUE	288
<i>P. Maidee ; A. Kaviani</i>	
LARGE-SCALE HIGH-DIMENSIONAL NEAREST NEIGHBOR SEARCH USING FLASH MEMORY WITH IN-STORE PROCESSING	294
<i>S. W. Jun ; C. Chung ; Arvind</i>	
LEVERAGING OPEN SOURCE PLATFORMS AND HIGH-LEVEL SYNTHESIS FOR THE DESIGN OF FPGA-BASED 10 GBE ACTIVE NETWORK PROBES	302
<i>M. Ruiz ; G. Sutter ; S. Lopez-Buedo ; J. Ramos ; J. E. Lopez de Vergara ; J. Aracil</i>	
LOW LATENCY SOLVER FOR LINEAR EQUATION SYSTEMS IN FLOATING POINT ARITHMETIC	308
<i>J. P. David</i>	
MICAP: A CUSTOM RECONFIGURATION CONTROLLER FOR DYNAMIC CIRCUIT SPECIALIZATION	315
<i>A. Kulkarni ; V. Kizheppatt ; D. Stroobandt</i>	
A MULTIOBJECTIVE RECONFIGURATION-AWARE SCHEDULER FOR FPGA-BASED HETEROGENEOUS ARCHITECTURES	321
<i>E. A. Deiana ; M. Rabozzi ; R. Cattaneo ; M. D. Santambrogio</i>	
MULTIPLE CONTEXTS IN A MULTI-PORTED VLIW REGISTER FILE IMPLEMENTATION	327
<i>J. Hoozemans ; J. Johansen ; J. V. Straten ; A. Brandon ; S. Wong</i>	
ON HOW TO EFFICIENTLY ACCELERATE BRAIN NETWORK ANALYSIS ON FPGA-BASED COMPUTING SYSTEM	333
<i>G. Gnemmi ; M. Crippa ; G. Durelli ; R. Cattaneo ; G. Pallotta ; M. D. Santambrogio</i>	
OPENHMC - A CONFIGURABLE OPEN-SOURCE HYBRID MEMORY CUBE CONTROLLER	339
<i>J. Schmidt ; U. Bruning</i>	
OPTIMIZING MEMORY PERFORMANCE FOR FPGA IMPLEMENTATION OF PAGERANK	345
<i>S. Zhou ; C. Chelms ; V. K. Prasanna</i>	
PARTIAL RECONFIGURATION AND SPECIALIZED CIRCUITRY FOR FLEXIBLE FPGA-BASED PACKET PROCESSING	351
<i>S. Hager ; D. Bendyk ; B. Scheuermann</i>	
A PCIE DMA ENGINE TO SUPPORT THE VIRTUALIZATION OF 40 GBPS FPGA-ACCELERATED NETWORK APPLIANCES	357
<i>J. F. Zazo ; S. Lopez-Buedo ; Y. Audzevich ; A. W. Moore</i>	
POLYNOMIAL MULTIPLIERS FOR FULLY HOMOMORPHIC ENCRYPTION ON FPGA	363
<i>C. Jayet-Griffon ; M. A. Cornelle ; P. Maistri ; P. Elbaz-Vincent ; R. Leveugle</i>	
POWER MEASUREMENTS AND ANALYSIS FOR DYNAMIC CIRCUIT SPECIALIZATION	369
<i>A. Kulkarni ; R. Bonamy ; D. Stroobandt</i>	
POWER MODELLING FOR SAVING STRATEGIES IN COARSE GRAINED RECONFIGURABLE SYSTEMS	375
<i>T. Fanni ; C. Sau ; P. Meloni ; L. Raffo ; F. Palumbo</i>	
PRIVATE CIRCUITS II VERSUS FAULT INJECTION ATTACKS	379
<i>H. Rakotomalala ; X. T. Ngo ; Z. Najm ; J. L. Danger ; S. Guilley</i>	
REAL-TIME PEDESTRIAN DETECTION ON A XILINX ZYNQ USING THE HOG ALGORITHM	388
<i>J. Rettkowski ; A. Boutros ; D. Göhringer</i>	
RECONFIGURABLE COPROCESSORS SYNTHESIS IN THE MPEG-RVC DOMAIN	396
<i>C. Sau ; L. Fanni ; P. Meloni ; L. Raffo ; F. Palumbo</i>	
TOWARDS A RECONFIGURABLE DISTRIBUTED TESTBED TO ENABLE ADVANCED RESEARCH AND DEVELOPMENT OF TIMING AND SYNCHRONIZATION IN CYBER-PHYSICAL SYSTEMS	404
<i>H. A. Andrade ; P. Derler ; J. C. Eidson ; Y. S. Li-Baboud ; A. Shrivastava ; K. Stanton ; M. Weiss</i>	
RESOURCE-SAVING COMPILE FLOW FOR COARSE-GRAINED RECONFIGURABLE ARCHITECTURES	410
<i>Z. Zhao ; W. Sheng ; N. Jing ; W. He ; Z. Mao</i>	
A RUN-LENGTH ENCODING CO-PROCESSOR FOR RETINAL IMAGE TEXTURE ANALYSIS	418
<i>H. Bendaoudi ; Q. Gan ; F. Cheriet ; H. B. Tahar ; J. M. P. Langlois</i>	
RUNTIME MAPPING AND SCHEDULING FOR ENERGY EFFICIENCY IN HETEROGENEOUS MULTI-CORE SYSTEMS	424
<i>B. Silva ; A. Delbem ; V. Bonato ; P. C. Diniz</i>	
SCALABLE ANALYTIC PLACEMENT FOR FPGA ON GPGPU	430
<i>R. Pattison ; C. Fobel ; G. Grewal ; S. Areibi</i>	

SCALABLE MODULAR HARDWARE PLATFORM FOR FPGA BASED INDUSTRIAL RADAR FLOWMETERS	438
<i>T. Jaeschke ; P. Imberg ; M. Zapke ; M. Hubner ; N. Pohl</i>	
SHAPE EXPLORATION FOR MODULES IN RAPID ASSEMBLY WORKFLOWS	444
<i>K. Lee ; P. Athanas</i>	
SIDE CHANNEL ATTACK ON MULTIPRECISION MULTIPLIER USED IN PROTECTED ECDSA IMPLEMENTATION	451
<i>M. Varchola ; M. Drutarovsky ; M. Repka ; P. Zajac</i>	
A SOFTWARE CONFIGURABLE AND PARALLELIZED COPROCESSOR ARCHITECTURE FOR LQR CONTROL	457
<i>P. Zhang ; A. Mills ; J. Zambreno ; P. H. Jones</i>	
A SPARSE VLIW INSTRUCTION ENCODING SCHEME COMPATIBLE WITH GENERIC BINARIES	465
<i>A. Brandon ; J. Hoozemans ; J. van Straten ; A. Lorenzon ; A. Sartor ; A. C. Schneider Beck ; S. Wong</i>	
STATISTICAL PERFORMANCE OF THE ARM CORTEX A9 ACCELERATOR COHERENCY PORT IN THE XILINX ZYNQ SOC FOR REAL-TIME APPLICATIONS	472
<i>A. Powell ; D. Silage</i>	
THOROUGHLY ANALYZING THE USE OF RING OSCILLATORS FOR ON-CHIP HARDWARE TROJAN DETECTION	478
<i>M. Lecomte ; J. J. A. Fournier ; P. Maurine</i>	
USING SHADOW POINTERS TO TRACE C POINTER VALUES IN FPGA CIRCUITS	484
<i>J. S. Monson ; B. Hutchings</i>	
USING TYPE TRANSFORMATIONS TO GENERATE PROGRAM VARIANTS FOR FPGA DESIGN SPACE EXPLORATION	490
<i>S. W. Nabi ; W. Vanderbauwhede</i>	
UT-OCL: AN OPENCL FRAMEWORK FOR EMBEDDED SYSTEMS USING XILINX FPGAS	496
<i>V. Mirian ; P. Chow</i>	
Author Index	