

# **2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig 2015)**

**Riviera Maya, Mexico  
7 – 9 December 2015**



**IEEE Catalog Number: CFP15389-POD  
ISBN: 978-1-4673-9407-9**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15389-POD
ISBN (Print-On-Demand):	978-1-4673-9407-9
ISBN (Online):	978-1-4673-9406-2

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>A 297MOPS/0.4MW ULTRA LOW POWER COARSE-GRAINED RECONFIGURABLE ACCELERATOR CMA-SOTB-2</b> .....	1
<i>K. Masuyama ; Y. Fujita ; H. Okuhara ; H. Amano</i>	
<b>A REAL-TIME RECONFIGURABLE ARCHITECTURE FOR FACE DETECTION</b> .....	7
<i>V. Suse ; D. Ionescu</i>	
<b>A RESOURCE-EFFICIENT MULTI-CAMERA GIGE VISION IP CORE FOR EMBEDDED VISION PROCESSING PLATFORMS</b> .....	13
<i>O. W. Ibraheem ; A. Irwansyah ; J. Hagemeyer ; M. Porrmann ; U. Rueckert</i>	
<b>A UNIVERSAL HARDWARE API FOR AUTHENTICATED CIPHERS</b> .....	19
<i>E. Homsirikamol ; W. Diehl ; A. Ferozpuri ; F. Farahmand ; M. U. Sharif ; K. Gaj</i>	
<b>ACCELERATING ALL-PAIRS SHORTEST PATH USING A MESSAGE-PASSING RECONFIGURABLE ARCHITECTURE</b> .....	27
<i>O. G. Attia ; A. Grieve ; K. R. Townsend ; P. Jones ; J. Zambreno</i>	
<b>ACCELERATING THE CONSTRUCTION OF BRIEF DESCRIPTORS USING AN FPGA-BASED ARCHITECTURE</b> .....	33
<i>R. de Lima ; J. Martinez-Carranza ; A. Morales-Reyes ; R. Cumplido</i>	
<b>ACCURATE IN-SITU RUNTIME MEASUREMENT OF ENERGY PER OPERATION OF SYSTEM-ON-CHIP ON FPGA</b> .....	39
<i>S. S. Bhargav ; R. K. Prabakar ; Y. H. Cho</i>	
<b>ACHIEVING ENERGY-EFFICIENCY ON MPSOCS: PERFORMANCE AND POWER OPTIMIZATIONS</b> .....	47
<i>H. Ding ; M. Huang</i>	
<b>ADAPTIVE CONTROLLER USING RUNTIME PARTIAL HARDWARE RECONFIGURATION FOR UNMANNED AERIAL VEHICLES (UAVS)</b> .....	54
<i>N. Thomas ; A. Felder ; C. Bobda</i>	
<b>AGING EFFECTS ON RING-OSCILLATOR-BASED PHYSICAL UNCLONABLE FUNCTIONS ON FPGAS</b> .....	61
<i>S. Gehrler ; S. Leger ; G. Sigl</i>	
<b>ANALYSIS OF FPGA AND SOFTWARE APPROACHES TO SIMULATE UNCONVENTIONAL COMPUTER ARCHITECTURES</b> .....	67
<i>M. Ghasempour ; J. Heathcote ; J. Navaridas ; L. A. Plana ; J. Garside ; M. Lujan</i>	
<b>AN IMPROVED HARDWARE DESIGN FOR MATRIX INVERSE BASED ON SYSTOLIC ARRAY QR DECOMPOSITION AND PIECEWISE POLYNOMIAL APPROXIMATION</b> .....	75
<i>L. C. Santos ; A. C. Atoche ; J. V. Castilloy ; O. L. Gandaraz ; R. C. Alvarez ; J. O. Aguilar</i>	
<b>AN OPTIMIZED RADIX-TREE FOR HARDWARE-ACCELERATED DICTIONARY GENERATION FOR SEMANTIC WEB DATABASES</b> .....	81
<i>C. Blochwitz ; J. M. Joseph ; R. Backasch ; T. Pionteck ; S. Werner ; D. Heinrich ; S. Groppe</i>	
<b>ARCHBORN: AN OPEN SOURCE TOOL FOR AUTOMATED GENERATION OF CHIP HETEROGENEOUS MULTIPROCESSOR ARCHITECTURES</b> .....	88
<i>S. Ma ; H. Ding ; M. Huang ; D. Andrews</i>	
<b>BUFFERING STRATEGIES FOR ULTRA HIGH-THROUGHPUT STREAM PROCESSING</b> .....	94
<i>T. Koehn ; P. Athanas</i>	
<b>DEEPLY HARDWARE-ENTANGLED RECONFIGURABLE LOGIC AND INTERCONNECT</b> .....	101
<i>B. Erbagci ; M. Bhargava ; R. Dondero ; K. Ma</i>	
<b>DESIGN AND EXPLORATION OF ROUTING METHODS FOR NOC-BASED MULTICORE SYSTEMS</b> .....	109
<i>P. Bahrebar ; D. Stroobandt</i>	
<b>DESIGNING CUSTOMIZED ISA PROCESSORS USING HIGH LEVEL SYNTHESIS</b> .....	113
<i>S. Skalicky ; T. Ananthanarayana ; S. Lopez ; M. Lukowiak</i>	
<b>DESIGN OF OPENCL-COMPATIBLE MULTITHREADED HARDWARE ACCELERATORS WITH DYNAMIC SUPPORT FOR EMBEDDED FPGAS</b> .....	119
<i>A. Rodríguez ; J. Valverde ; E. de la Torre</i>	
<b>DESIGN AND SYNTHESIS OF RECONFIGURABLE CONTROL-FLOW STRUCTURES FOR CGRA</b> .....	126
<i>Z. E. Rakossy ; A. Acosta-Aponte ; T. G. Noll ; G. Ascheid ; R. Leupers ; A. Chattopadhyay</i>	

<b>AN ARCHITECTURAL TEMPLATE FOR COMPOSING APPLICATION SPECIFIC DATAPATHS AT RUNTIME</b> .....	134
<i>R. Backasch ; G. Hempel ; C. Blochwitz ; S. Werner ; S. Groppe ; T. Pionteck</i>	
<b>EFFICIENT AND FLEXIBLE NOC-BASED GROUP COMMUNICATION FOR SECURE MPSCS</b> .....	140
<i>J. Sepúlveda ; D. Flórez ; G. Gogniat</i>	
<b>AN EFFICIENT STRUCTURE FOR RUN-TIME CONFIGURATION OF SYNTHESIS AND CHANNELIZER FILTER BANKS</b> .....	146
<i>T. Koehn ; M. Carrick ; P. Athanas</i>	
<b>EVALUATING SHARED VIRTUAL MEMORY IN AN OPENCL FRAMEWORK FOR EMBEDDED SYSTEMS ON FPGAS</b> .....	152
<i>V. Mirian ; P. Chow</i>	
<b>EXPLICITLY ISOLATING DATA AND COMPUTATION IN HIGH LEVEL SYNTHESIS: THE ROLE OF POLYHEDRAL FRAMEWORK</b> .....	160
<i>R. Cattaneo ; G. Pallotta ; D. Sciuto ; M. D. Santambrogio</i>	
<b>EXPLOITING HARDWARE ABSTRACTION FOR HYBRID PARALLEL COMPUTING FRAMEWORK</b> .....	166
<i>H. Ding ; M. Huang</i>	
<b>EXPLOITING THE BROWNIAN BRIDGE TECHNIQUE TO IMPROVE LONGSTAFF-SCHWARTZ AMERICAN OPTION PRICING ON FPGA SYSTEMS</b> .....	173
<i>J. A. Varela ; C. Brugger ; C. D. Schryver ; N. Wehn ; S. Tang ; S. Omland</i>	
<b>EXPLORATION OF POLYNOMIAL MULTIPLICATION ALGORITHMS FOR HOMOMORPHIC ENCRYPTION SCHEMES</b> .....	179
<i>V. Migliore ; M. M. Real ; V. Lapotre ; A. Tisserand ; C. Fontaine ; G. Gogniat</i>	
<b>EXPLORING THE ENERGY CONSUMPTION OF LIGHTWEIGHT BLOCKCIPHERS IN FPGA</b> .....	185
<i>S. Banik ; A. Bogdanov ; F. Regazzoni</i>	
<b>FAUPU - A DESIGN FRAMEWORK FOR THE DEVELOPMENT OF PROGRAMMABLE IMAGE PROCESSING ARCHITECTURES</b> .....	191
<i>M. Reichenbach ; T. Lieske ; S. Vaas ; K. Haublein ; D. Fey</i>	
<b>FEASIBILITY OF HIGH LEVEL COMPILER OPTIMIZATIONS IN ONLINE SYNTHESIS</b> .....	199
<i>L. J. Jung ; C. Hochberger</i>	
<b>FLOATING POINT CORDIC-BASED ARCHITECTURE FOR POWERING COMPUTATION</b> .....	206
<i>J. Mack ; S. Bellestri ; D. Llamocca</i>	
<b>FPGA-BASED ACCELERATION OF HIGH DENSITY MYOELECTRIC SIGNAL PROCESSING</b> .....	212
<i>A. Boschmann ; A. Agne ; L. Witschen ; G. Thombansen ; F. Kraus ; M. Platzner</i>	
<b>FPGA-BASED CIRCULAR HOUGH TRANSFORM WITH GRAPH CLUSTERING FOR VISION-BASED MULTI-ROBOT TRACKING</b> .....	220
<i>A. Irwansyah ; O. W. Ibraheem ; J. Hagemeyer ; M. Porrmann ; U. Rueckert</i>	
<b>FPGA-BASED VISUAL CONTROL OF ROBOT MANIPULATORS USING DYNAMIC PERCEPTIBILITY</b> .....	228
<i>J. Pérez ; A. Alabdo ; G. J. Garcia ; J. Pomares ; F. Torres</i>	
<b>FPGA IMPLEMENTATION OF THE EKF ALGORITHM FOR LOCALIZATION IN MOBILE ROBOTICS USING A UNIFIED HARDWARE MODULE APPROACH</b> .....	235
<i>L. Contreras ; S. Cruz ; J. M. S. T. Motta ; C. H. Llanos</i>	
<b>FPGA BASED NODES FOR SUB-MICROSECOND SYNCHRONIZATION OF CYBER-PHYSICAL PRODUCTION SYSTEMS ON HIGH AVAILABILITY RING NETWORKS</b> .....	241
<i>A. Astarloa ; N. Moreira ; U. Bidarte ; M. Urbina ; D. Modrono</i>	
<b>G-DMA: IMPROVING MEMORY ACCESS PERFORMANCE FOR HARDWARE ACCELERATED SPARSE GRAPH COMPUTATION</b> .....	247
<i>A. Bean ; N. Kapre ; P. Cheung</i>	
<b>GIMME2 - AN EMBEDDED SYSTEM FOR STEREO VISION AND PROCESSING OF MEGAPIXEL IMAGES WITH FPGA-ACCELERATION</b> .....	253
<i>C. Ahlberg ; F. Ekstrand ; M. Ekstrom ; G. Spampinato ; L. Asplund</i>	
<b>HARDWARE ISOLATION TECHNIQUE FOR IRC-BASED BOTNETS DETECTION</b> .....	261
<i>F. Hategekimana ; A. Tbatou ; C. Bobda ; C. Kamhoua ; K. Kwiat</i>	
<b>A HIGHLY PARALLEL AES-GCM CORE FOR AUTHENTICATED ENCRYPTION OF 400 GB/S NETWORK PROTOCOLS</b> .....	267
<i>B. Buhrow ; K. Fritz ; B. Gilbert ; E. Daniel</i>	
<b>HIGH THROUGHPUT SKETCH BASED ONLINE HEAVY CHANGE DETECTION ON FPGA</b> .....	274
<i>D. Tong ; V. Prasanna</i>	
<b>A HYBRID DESIGN FOR HIGH PERFORMANCE LARGE-SCALE SORTING ON FPGA</b> .....	282
<i>A. Srivastava ; R. Chen ; V. K. Prasanna ; C. Chelmiss</i>	

<b>IMPROVING FPGA NOC PERFORMANCE USING VIRTUAL CUT-THROUGH SWITCHING TECHNIQUE</b> .....	288
<i>P. Maidee ; A. Kaviani</i>	
<b>LARGE-SCALE HIGH-DIMENSIONAL NEAREST NEIGHBOR SEARCH USING FLASH MEMORY WITH IN-STORE PROCESSING</b> .....	294
<i>S. W. Jun ; C. Chung ; Arvind</i>	
<b>LEVERAGING OPEN SOURCE PLATFORMS AND HIGH-LEVEL SYNTHESIS FOR THE DESIGN OF FPGA-BASED 10 GBE ACTIVE NETWORK PROBES</b> .....	302
<i>M. Ruiz ; G. Sutter ; S. Lopez-Buedo ; J. Ramos ; J. E. Lopez de Vergara ; J. Aracil</i>	
<b>LOW LATENCY SOLVER FOR LINEAR EQUATION SYSTEMS IN FLOATING POINT ARITHMETIC</b> .....	308
<i>J. P. David</i>	
<b>MICAP: A CUSTOM RECONFIGURATION CONTROLLER FOR DYNAMIC CIRCUIT SPECIALIZATION</b> .....	315
<i>A. Kulkarni ; V. Kizheppatt ; D. Stroobandt</i>	
<b>A MULTIOBJECTIVE RECONFIGURATION-AWARE SCHEDULER FOR FPGA-BASED HETEROGENEOUS ARCHITECTURES</b> .....	321
<i>E. A. Deiana ; M. Rabozzi ; R. Cattaneo ; M. D. Santambrogio</i>	
<b>MULTIPLE CONTEXTS IN A MULTI-PORTED VLIW REGISTER FILE IMPLEMENTATION</b> .....	327
<i>J. Hoozemans ; J. Johansen ; J. V. Straten ; A. Brandon ; S. Wong</i>	
<b>ON HOW TO EFFICIENTLY ACCELERATE BRAIN NETWORK ANALYSIS ON FPGA-BASED COMPUTING SYSTEM</b> .....	333
<i>G. Gnemmi ; M. Crippa ; G. Durelli ; R. Cattaneo ; G. Pallotta ; M. D. Santambrogio</i>	
<b>OPENHMC - A CONFIGURABLE OPEN-SOURCE HYBRID MEMORY CUBE CONTROLLER</b> .....	339
<i>J. Schmidt ; U. Bruning</i>	
<b>OPTIMIZING MEMORY PERFORMANCE FOR FPGA IMPLEMENTATION OF PAGERANK</b> .....	345
<i>S. Zhou ; C. Chelms ; V. K. Prasanna</i>	
<b>PARTIAL RECONFIGURATION AND SPECIALIZED CIRCUITRY FOR FLEXIBLE FPGA-BASED PACKET PROCESSING</b> .....	351
<i>S. Hager ; D. Bendyk ; B. Scheuermann</i>	
<b>A PCIE DMA ENGINE TO SUPPORT THE VIRTUALIZATION OF 40 GBPS FPGA-ACCELERATED NETWORK APPLIANCES</b> .....	357
<i>J. F. Zazo ; S. Lopez-Buedo ; Y. Audzevich ; A. W. Moore</i>	
<b>POLYNOMIAL MULTIPLIERS FOR FULLY HOMOMORPHIC ENCRYPTION ON FPGA</b> .....	363
<i>C. Jayet-Griffon ; M. A. Cornelle ; P. Maistri ; P. Elbaz-Vincent ; R. Leveugle</i>	
<b>POWER MEASUREMENTS AND ANALYSIS FOR DYNAMIC CIRCUIT SPECIALIZATION</b> .....	369
<i>A. Kulkarni ; R. Bonamy ; D. Stroobandt</i>	
<b>POWER MODELLING FOR SAVING STRATEGIES IN COARSE GRAINED RECONFIGURABLE SYSTEMS</b> .....	375
<i>T. Fanni ; C. Sau ; P. Meloni ; L. Raffo ; F. Palumbo</i>	
<b>PRIVATE CIRCUITS II VERSUS FAULT INJECTION ATTACKS</b> .....	379
<i>H. Rakotomalala ; X. T. Ngo ; Z. Najm ; J. L. Danger ; S. Guilley</i>	
<b>REAL-TIME PEDESTRIAN DETECTION ON A XILINX ZYNQ USING THE HOG ALGORITHM</b> .....	388
<i>J. Rettkowski ; A. Boutros ; D. Göhringer</i>	
<b>RECONFIGURABLE COPROCESSORS SYNTHESIS IN THE MPEG-RVC DOMAIN</b> .....	396
<i>C. Sau ; L. Fanni ; P. Meloni ; L. Raffo ; F. Palumbo</i>	
<b>TOWARDS A RECONFIGURABLE DISTRIBUTED TESTBED TO ENABLE ADVANCED RESEARCH AND DEVELOPMENT OF TIMING AND SYNCHRONIZATION IN CYBER-PHYSICAL SYSTEMS</b> .....	404
<i>H. A. Andrade ; P. Derler ; J. C. Eidson ; Y. S. Li-Baboud ; A. Shrivastava ; K. Stanton ; M. Weiss</i>	
<b>RESOURCE-SAVING COMPILE FLOW FOR COARSE-GRAINED RECONFIGURABLE ARCHITECTURES</b> .....	410
<i>Z. Zhao ; W. Sheng ; N. Jing ; W. He ; Z. Mao</i>	
<b>A RUN-LENGTH ENCODING CO-PROCESSOR FOR RETINAL IMAGE TEXTURE ANALYSIS</b> .....	418
<i>H. Bendaoudi ; Q. Gan ; F. Cheriet ; H. B. Tahar ; J. M. P. Langlois</i>	
<b>RUNTIME MAPPING AND SCHEDULING FOR ENERGY EFFICIENCY IN HETEROGENEOUS MULTI-CORE SYSTEMS</b> .....	424
<i>B. Silva ; A. Delbem ; V. Bonato ; P. C. Diniz</i>	
<b>SCALABLE ANALYTIC PLACEMENT FOR FPGA ON GPGPU</b> .....	430
<i>R. Pattison ; C. Fobel ; G. Grewal ; S. Areibi</i>	

<b>SCALABLE MODULAR HARDWARE PLATFORM FOR FPGA BASED INDUSTRIAL RADAR FLOWMETERS .....</b>	<b>438</b>
<i>T. Jaeschke ; P. Imberg ; M. Zapke ; M. Hubner ; N. Pohl</i>	
<b>SHAPE EXPLORATION FOR MODULES IN RAPID ASSEMBLY WORKFLOWS .....</b>	<b>444</b>
<i>K. Lee ; P. Athanas</i>	
<b>SIDE CHANNEL ATTACK ON MULTIPRECISION MULTIPLIER USED IN PROTECTED ECDSA IMPLEMENTATION.....</b>	<b>451</b>
<i>M. Varchola ; M. Drutarovsky ; M. Repka ; P. Zajac</i>	
<b>A SOFTWARE CONFIGURABLE AND PARALLELIZED COPROCESSOR ARCHITECTURE FOR LQR CONTROL .....</b>	<b>457</b>
<i>P. Zhang ; A. Mills ; J. Zambreno ; P. H. Jones</i>	
<b>A SPARSE VLIW INSTRUCTION ENCODING SCHEME COMPATIBLE WITH GENERIC BINARIES.....</b>	<b>465</b>
<i>A. Brandon ; J. Hoozemans ; J. van Straten ; A. Lorenzon ; A. Sartor ; A. C. Schneider Beck ; S. Wong</i>	
<b>STATISTICAL PERFORMANCE OF THE ARM CORTEX A9 ACCELERATOR COHERENCY PORT IN THE XILINX ZYNQ SOC FOR REAL-TIME APPLICATIONS .....</b>	<b>472</b>
<i>A. Powell ; D. Silage</i>	
<b>THOROUGHLY ANALYZING THE USE OF RING OSCILLATORS FOR ON-CHIP HARDWARE TROJAN DETECTION .....</b>	<b>478</b>
<i>M. Lecomte ; J. J. A. Fournier ; P. Maurine</i>	
<b>USING SHADOW POINTERS TO TRACE C POINTER VALUES IN FPGA CIRCUITS .....</b>	<b>484</b>
<i>J. S. Monson ; B. Hutchings</i>	
<b>USING TYPE TRANSFORMATIONS TO GENERATE PROGRAM VARIANTS FOR FPGA DESIGN SPACE EXPLORATION .....</b>	<b>490</b>
<i>S. W. Nabi ; W. Vanderbauwhede</i>	
<b>UT-OCL: AN OPENCL FRAMEWORK FOR EMBEDDED SYSTEMS USING XILINX FPGAS .....</b>	<b>496</b>
<i>V. Mirian ; P. Chow</i>	
<b>Author Index</b>	