2015 IEEE 22nd International Conference on High Performance Computing (HiPC 2015)

Bengaluru, India
16-19 December 2015
2015 IEEE 22nd International Conference on High Performance Computing
HiPC 2015

Table of Contents

Message from the General Co-chairs and Vice-General Co-chairs.................................................................x
Message from the Program Chair....................................................................................................................xii
Message from the Steering Chair....................................................................................................................xiii
HiPC 2015 Committees......................................................................................................................................xiv
HiPC 2015 Technical Program............................................................................................................................xix

Keynote 1
Scale-out Beyond Map-Reduce .........................................................................................................................1
Raghu Ramakrishnan

Session 1: Resilience and Customization
Which Verification for Soft Error Detection? ........................................................................................................2
Leonardo Bautista-Gomez, Anne Benoit, Aurélien Cavelan, Saurabh K. Raina,
Yves Robert, and Hongyang Sun

Throughput Regulation in Shared Memory Multicore Processors .......................................................................12
X. Chen, H. Xiao, Y. Wardi, and S. Yalamanchili

Application Taxonomy via Algorithmic Commonality for Domain-Specific Architecture Design ...................21
Yuanrong Wang, Qiangqiang Li, and Guangming Tan

FlexCore: A Reconfigurable Processor Supporting Flexible, Dynamic Morphing ...........................................30
Furat Afram and Kanad Ghose

High Efficiency Generalized Parallel Counters for Xilinx FPGAs ....................................................................40
Burhan Khurshid and Roozie Naaz Mir

2QW-Clock: An Efficient SSD Buffer Management Algorithm ..........................................................................47
Dan He, Fang Wang, Dan Feng, Jing Ning Liu, Yun Xiang Wu, Yang Hu, and Ying He
Session 2: Numerical and Combinatorial Algorithms

Task-Based Multifrontal QR Solver for GPU-Accelerated Multicore Architectures ........................................54
Emmanuel Agullo, Alfredo Buttari, Abdou Guermouche, and Florent Lopez

Structural Agnostic SpMV: Adapting CSR-Adaptive for Irregular Matrices .........................................................64
Mayank Daga and Joseph L. Greathouse

On the Resilience of Parallel Sparse Hybrid Solvers ........................................................................................................75
Emmanuel Agullo, Luc Giraud, and Mawussi Zounon

New Tridiagonal Systems Solvers on GPU Architectures ..........................................................................................85
Adrián Perez Diéguez, Margarita Amor, and Ramón Doallo

A Stable Parallel Algorithm for Diagonally Dominant Tridiagonal Linear Systems ........................................95
S. Chandra Sekhara Rao and Rabia Kamra

Optimizing Approximate Weighted Matching on Nvidia Kepler K40 .................................................................105
Md. Naim, Fredrik Manne, Mahantesh Halappanavar, Antonino Tumeo, and Johannes Langguth

Session 3: High-end Software

Improving Communication Throughput by Multipath Load Balancing on Blue Gene/Q ........................................115
Huy Bui, Preeti Malakar, Venkatram Vishwanath, Todd S. Munson, Eun-Sung Jung, Andrew Johnson, Michael E. Papka, and Jason Leigh

Dynamic Adaptation for Elastic System Services Using Virtual Servers .................................................................125
Abhishek Kulkarni, Hugh Greenberg, Michael Lang, and Andrew Lumsdaine

Understanding the Performance Benefit of Asynchronous Data Transfers in OpenCL Programs Executing on Media Processors ........................................................................................................135
Nagendra Gulur and Suriya Narayanan L.

Hardware-Transactional-Memory Based Speculative Parallel Discrete Event Simulation of Very Fine Grain Models ......................................................................................................................145
Emanuele Santini, Mauro Ianni, Alessandro Pellegrini, and Francesco Quaglia

Towards Practical Page Placement for a Green Memory Manager ........................................................................155
Ashish Panwar and K. Gopinath

Efficient Barrier Implementation on the POWER8 Processor ..................................................................................165
C. D. Sudheer and Ashok Srinivasan

Keynote 2

Compilers and the Future of High Performance Computing ......................................................................................174
David Padua
Session 4: Applications 1

On Accelerating Concurrent PCA Computations for Financial Risk Applications .................................................. 175
  Anubhav Jain, Mayank Bakshi, Amit Kalele, and Easwar Subramanian

A Performance Model for GPU-Accelerated FDTD Applications ............................................................................. 185
  Paul F. Baumeister, Thorsten Hater, Jiri Kraus, Dirk Pleiter, and Pierre Wahl

Vectorized Big Integer Operations for Cryptosystems on the Intel MIC Architecture ......................................................... 194
  Cheng Chang, Shun Yao, and Dantong Yu

Characterizing Large Dataset GPU Compute Workloads Targeting Systems with Die-Stacked Memory ................................................................. 204
  Srividya Ramanathan, Gautam Hazari, Kanishka Lahiri, and Francesco Spadini

A GPU-Based MIS Aggregation Strategy: Algorithms, Comparisons, and Applications within AMG ................................................................. 214
  T. James Lewis, Shankar P. Sastry, Robert M. Kirby, and Ross T. Whitaker

High Throughput Hierarchical Heavy Hitter Detection in Data Streams ........................................................................... 224
  Da Tong and Viktor Prasanna

Session 5: High Performance Communication and Energy Efficient Computing

Offloaded GPU Collectives Using CORE-Direct and CUDA Capabilities on InfiniBand Clusters ................................................................. 234
  A. Venkatesh, K. Hamidouche, H. Subramoni, and Dhabaleswar K. Panda

High Performance OpenSHMEM Strided Communication Support with InfiniBand UMR .................................................................................. 244
  Mingzhe Li, Khaled Hamidouche, Xiaoyi Lu, Jie Zhang, Jian Lin, and Dhabaleswar K. Panda

On the Use of Commodity Ethernet Technology in Exascale HPC Systems ........................................................................ 254
  Mariano Benito, Enrique Vallejo, and Ramón Beivide

Trigeneous Platforms for Energy Efficient Computing of HPC Applications ........................................................................ 264
  Santhosh Kumar Rethinagiri, Oscar Palomar, Javier Arias Moreno, Osman Unsal, and Adrian Cristal

ColdBus: A Near-Optimal Power Efficient Optical Bus ................................................................................................. 275
  Eldhose Peter, Arun Thomas, Anuj Dhawan, and Smruti R. Sarangi

A Simple BSP-based Model to Predict Execution Time in GPU Applications ......................................................................... 285
  Marcos Amarís, Daniel Cordeiro, Alfredo Goldman, and Raphael Y. de Camargo
Session 6: Scheduling, Load Balancing, and GPU Algorithms

Partition with Side Effects
Fanny Pascual and Krzysztof Rzadca
295

Geographically Distributed Load Balancing with (Almost) Arbitrary Load Functions
Piotr Skowron and Krzysztof Rzadca
305

Memory-Efficient Parallelization of 3D Lattice Boltzmann Flow Solver on a GPU
Nhat-Phuong Tran, Myungho Lee, and Dong Hoon Choi
315

Accelerating Complex Event Processing through GPUs
Prabodha Srimul Rodrigo, H. M. N. Dilum Bandara, and Srinath Perera
325

Efficient Batched Predecessor Search in Shared Memory on GPUs
Ben Karsin, Henri Casanova, and Nodari Sitchinava
335

Strategies of SIMD Computing for Image Coding in GPU
Pablo Enfedaque, Francesc Auli-Llinas, and Juan C. Moure
345

Keynote 3
The Architecture of Smart Phones
Trevor Mudge
355

Session 7: Cloud and Data-Intensive Computing

IC-Data: Improving Compressed Data Processing in Hadoop
Adnan Haider, Xi Yang, Ning Liu, Xian-He Sun, and Shuibing He
356

Dominoes: Speculative Repair in Erasure-Coded Hadoop System
Xi Yang, Chen Feng, Zhiwei Xu, and Xian-He Sun
366

Collective Offload for Heterogeneous Clusters
Florentino Sainz, Jorge Bellón, Vicenç Beltran, and Jesús Labarta
376

Metascheduling of HPC Jobs in Day-Ahead Electricity Markets
Prakash Murali and Sathish Vadhiyar
386

Load Balancing and Accelerating Parallel Spatial Join Operations Using Bitmap Indexing
Sameh Shohdy, Yu Su, and Gagan Agrawal
396

Algorithm Level Fault Tolerance for Molecular Dynamic Applications
Jiaqi Liu and Gagan Agrawal
406

Session 8: Applications 2

V-PFORDelta: Data Compression for Energy Efficient Computation of Time Series
Abdullah Al Hasib, Juan M. Cebrián, and Lasse Natvig
416

Holistic Management of Sustainable Geo-Distributed Data Centers
Zahra Abbasi and Sandeep K. S. Gupta
426
Parallel Megabase DNA Sequence Comparison with OpenCL ................................................................. 436
Marco Antonio C. de Figueiredo Jr., Edans F. de O. Sandes, and Alba Cristina M. A. de Melo

Parallel Read Error Correction for Big Genomic Datasets ......................................................................... 446
Nagakishore Jammula, Sriram Chockalingam, and Srinivas Aluru

High Performance Front Camera ADAS Applications on TI’s TDA3X Platform ............................................. 456
Mihir Mody, Pramod Swami, Kedar Chitnis, Shyam Jagannathan, Kumar Desappan, Anshu Jain, Deepak Poddar, Zoran Nikolic, Prashanth Viswanath, Manu Mathew, Soyeb Nagori, and Hrushikesh Garud

Information Theory Based Genome-Scale Gene Networks Construction Using MapReduce ........................................ 464
Sriram P. Chockalingam, Maneesha Aluru, and Srinivas Aluru

Author Index .................................................................................................................................................. 474