2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2016)

Vienna, Austria
11 – 14 April 2016
# Table of Contents

Message from the Program and Track Chairs ........................................................................................................ iii

Organizers................................................................................................................................................................... v

Technical Program Committees........................................................................................................................................ vi

List of Secondary Reviewers ........................................................................................................................................ viii

Session 1: RTOS and Runtime Software

A Real-Time Scratchpad-centric OS for Multi-core Embedded Systems................................................................................................................................. 1

*Rohan Tabish, Renato Mancuso, Saud Wasly, Ahmed Alhammad, Sujit S. Phatak, Rodolfo Pellizzoni and Marco Caccamo*

OSEK-Like Kernel Support for Engine Control Applications

Under EDF Scheduling .............................................................................................................................................. 13

*Vincenzo Apuzzo, Alessandro Biondi and Giorgio Buttazzo*

A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities ........................................................................................................................................... 25

*Peter Wägemann, Tobias Distler, Heiko Janker, Phillip Raffeck and Volkmar Sieh*

Temporal Isolation of Hard Real-time Applications on Many-core Processors ........................................................................................................................................... 37

*Quentin Perret, Pascal Maurère, Eric Noulard, Claire Pagetti, Pascal Sainrat and Benoit Triquet*

Session 2: Work-in-Progress and Demos

Poster Abstracts:

POSTER ABSTRACT: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm ................................................................................................................................. 51

*Julien Hennig, Hermann von Hasseln, Hassan Mohammad, Stefan Resmerita, Stefan Lukesch and Andreas Naderlinger*

POSTER ABSTRACT: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations ........................................................................................................................................... 52

*Hela Guesmi, Belgacem Ben Hedia, Mathieu Jan, Simon Blidzey and Saddek Bensalem*

POSTER ABSTRACT: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions ........................................................................................................................................... 53

*Ankit Agrawal, Gerhard Fohler, Jan Nowotsch, Sascha Uhrig and Michael Paulitsch*

POSTER ABSTRACT: Scheduling of Multi-Threaded Tasks to Reduce Intra-Task Cache Contention ........................................................................................................................................... 54

*Corey Tessler and Nathan Fisher*
POSTER ABSTRACT: I/O Contention Aware Mapping of Multi-criticalities Real-time Applications over Many-core Architectures ..............................................................55
Laure Abdallah, Mathieu Jan, Jérôme Ermont and Christian Fraboul

POSTER ABSTRACT: Memory-aware Response Time Analysis for P-FRP Tasks ..............................................................................................................................56
Xingliang Zou and Albert M.K. Cheng

POSTER ABSTRACT: Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems ..............................................................57
Syed Aftab Rashid, Geoffrey Nelissen and Eduardo Tovar

POSTER ABSTRACT: An Optimizing Framework for Real-time Scheduling ........................................58
Sakthivel Manikandan Sundharam, Sebastian Altmeyer and Nicolas Navet

POSTER ABSTRACT: Preliminary Performance Evaluation of HEF Scheduling Algorithm .........................................................................................................................59
Carlos A. Rincon and Albert M. K. Cheng

POSTER ABSTRACT: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling .................................................................60
Jiaming Lv, Xingliang Zou, Yu Jiang and Albert M. K. Cheng

POSTER ABSTRACT: Online Semi-Partitioned Multiprocessor Scheduling of Soft Real-Time Periodic Tasks for QoS Optimization .................................................................61
Behnaz Sanati and Albert M.K. Cheng

POSTER ABSTRACT: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e ........................................................................................................62
Harrison Kurunathan, Ricardo Severino, Anis Koubaa and Eduardo Tovar

Demo Abstracts:

DEMO ABSTRACT: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices .................................................................................................................63
Rafik Henia, Laurent Rioux and Nicolas Sordon

DEMO ABSTRACT: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems .................................................................................................................64
Loïc Fejoz, Nicolas Navet, Sakthivel Manikandan Sundharam and Sebastian Altmeyer

DEMO ABSTRACT: Demonstration of the FMTV 2016 Timing Verification Challenge ........................................................................................................65
Arne Hamann, Dirk Ziegenbein, Simon Kramer and Martin Lukasiewycz

DEMO ABSTRACT: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA ..................................................................................66
Johannes Schlatow, Jonas Peeck and Rolf Ernst
DEMO ABSTRACT: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems
Geoffrey Nelissen, Humberto Carvalho, David Pereira and Eduardo Tovar

DEMO ABSTRACT: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems
Adam Lackorzynski and Alexander Warg

DEMO ABSTRACT: Predictable SoC Architecture based on COTS Multi-core
Nitin Shivaraman, Sriram Vasudevan and Arvind Easwaran

DEMO ABSTRACT: A Real-time Low Datarate Protocol for Cooperative Mobile Robot Teams
Gaetano Patti, Giovanni Muscato, Nunzio Abbate and Lucia Lo Bello

Session 3: Memory
Criticality- and Requirement-aware Bus Arbitration for Multi-core Mixed Criticality Systems
Mohamed Hassan and Hiren Patel

Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers
Yonghui Li, Benny Akesson, Kai Lampka and Kees Goossens

Memory Servers for Multicore Systems
Rodolfo Pellizzoni and Heechul Yun

Session 4: Scheduling
TaskShuffler: A Schedule Randomization Protocol for Obfuscation Against Timing Inference Attacks in Real-Time Systems
Man-Ki Yoon, Sibin Mohan, Chien-Ying Chen and Lui Sha

Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation
Meng Xu, Linh Thi Xuan Phan, Hyon-Young Choi and Insup Lee

Exploring Energy Saving for Mixed-Criticality Systems on Multi-cores
Sujay Narayana, Pengcheng Huang, Georgia Giannopoulou, Lothar Thiele and R. Venkatesha Prasad
Session 5: Outstanding Papers

Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning
Namhoon Kim, Bryan Ward, Micaiah Chisholm, Cheng-Yang Fu, James H. Anderson and F. Donelson Smith

Taming Non-blocking Caches to Improve Isolation in Multicore Real-Time Systems
Prathap Kumar Valsan, Heechul Yun and Farzad Farshchi

Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks
Jing Li, David Ferry, Shaurya Ahuja, Kunal Agrawal, Christopher Gill and Chenyang Lu

Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis
Thomas Sewell, Felix Kam and Gernot Heiser

Session 6: Dataflow and Stateflow Modelling

Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs
Adnan Bouakaz, Pascal Fradet and Alain Girault

Modeling Multi-periodic Simulink Systems by Synchronous Dataflow Graphs
Enagnon Cédric Klikpo, Jad Khatib and Alix Munier-Kordon

Combining Offsets with Precedence Constraints to Improve Temporal Analysis of Cyclic Real-Time Streaming Applications
Philip S. Kurtin, Joost P.H.M. Hausmans and Marco J.G. Bekooij

From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design
Yu Jiang, Yixiao Yang, Han Liu, Hui Kong, Ming Gu, Jiaguang Sun and Lui Sha

Session 7: Networks and Communication

Response-Time Analysis for Task Chains in Communicating Threads
Johannes Schlatow and Rolf Ernst

Buffer Space Allocation for Real-Time Priority-Aware Networks
Hany Kashif and Hiren Patel

Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems
Milos Panic, Carles Hernandez, Eduardo Quinones, Jaume Abella and Francisco J. Cazorla
Session 8: Timing Analysis and Memory

Precise Cache Timing Analysis via Symbolic Execution.................................................................293
Duc-Hiep Chu, Joxan Jaffar and Rasool Maghareh

Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems........................................................305
David Trilla, Javier Jalle, Mikel Fernandez, Jaume Abella and Francisco J. Cazorla

Trading Cores for Memory Bandwidth in Real-Time Systems....................................................317
Ahmed Alhammad and Rodolfo Pellizzoni