2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL 2016)

Sapporo, Japan
18-20 May 2016
2016 IEEE 46th International Symposium on Multiple-Valued Logic
ISMVL 2016
Table of Contents

Message from the Symposium Chair ....................................................................................................................x
Message from the Program Chair .........................................................................................................................xi
Symposium Committee ...........................................................................................................................................xii
Reviewers ............................................................................................................................................................xv

Invited Address I
Elucidation of Brain Activities by Electroencephalograms and It’s Application to Brain Computer Interface .................................................................................................................................1
Takahiro Yamanoi

Session 1A: Circuits I
Energy-Efficient and Highly-Reliable Nonvolatile FPGA Using Self-Terminated Power-Gating Scheme .................................................................5
Daisuke Suzuki and Takahiro Hanyu
CNTFET-RFB: An Error Correction Implementation for Multi-valued CNTFET Logic .................................11
Gopalakrishnan Sundararajan and Chris Winstead
Ternary Versus Binary Multiplication with Current-Mode CNTFET-Based K-Valued Converters .................................17
Mona Moradi, Reza Faghii Mirzaee, and Keivan Navi
Design of Ratioless Ternary Inverter Using Graphene Barristor .............................................................................23
Sunwoo Heo, Jinwoo Noh, Yun Ji Kim, So-Young Kim, Abdul Karim Khan, and Byoung Hun Lee

Session 1B: Synthesis of Reversible Circuits
Re-Writing HDL Descriptions for Line-Aware Synthesis of Reversible Circuits ..................................................31
Zaid Alwardi, Robert Wille, and Rolf Drechsler
An Improved Factorization Approach to Reversible Circuit Synthesis Based on EXORs of Products of EXORs

Linh Tran, Addison Gronquist, Marek Perkowski, and John Caughman

Fault Detection in Parity Preserving Reversible Circuits

Nils Przigoda, Gerhard Dueck, Robert Wille, and Rolf Drechsler

Notes on Majority Boolean Algebra

Anupam Chattopadhyay, Luca Amarù, Mathias Soeken, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli

Invited Address II

Realization of Associative Image Search: Development of Image Retrieval Platform for Enhancing Serendipity

Miki Haseyama

Session 2A: Circuits II

An FFT Circuit Using Nested RNS in a Digital Spectrometer for a Radio Telescope

Hiroki Nakahara, Tsutomu Sasao, Hiroyuki Nakanishi, Kazumasa Iwai, Tohru Nagao, and Naoya Ogawa

Double-Rate Equalization Using Tomlinson-Harashima Precoding for Multi-valued Data Transmission

Yosuke Iijima and Yasushi Yuminaka

Context-Based Error Correction Scheme Using Recurrent Neural Network for Resilient and Efficient Intra-Chip Data Transmission

Naoto Sugaya, Masanori Natsui, and Takahiro Hanyu

Session 2B: Clone

Monomial Clones: Local Results and Global Properties

Hajime Machida and Jovanka Pantović

Centralizing Monoids on a Three-Element Set Related to Binary Idempotent Functions

Hajime Machida and Ivo G. Rosenberg

Minimal Weighted Clones with Boolean Support

Peter G. Jeavons, Andrius Vaičiūnas, and Stanislav Živný

Session 3A: Index Generation Functions

An Efficient Heuristic for Linear Decomposition of Index Generation Functions

Shinobu Nagayama, Tsutomu Sasao, and Jon T. Butler

Index Generation Functions Based on Linear and Polynomial Transformations

Helena Astola, Radomir S. Stanković, and Jaakko T. Astola
An Algebraic Approach to Reducing the Number of Variables of Incompletely Defined Discrete Functions
Jaakko T. Astola, Pekka Astola, Radomir S. Stanković, and Ioan Tabus

A Realization of Index Generation Functions Using Multiple IGUs
Tsutomu Sasao

Session 3B: Algebra I
Set Representation of Partial Dynamic De Morgan Algebras
Ivan Chajda and Jan Paseka

Tolerance Distances on Minimal Coverings
Catalin Zara and Dan A. Simovici

Paraconsistent Double Negation That Can Simulate Classical Negation
Norihiro Kamide

Cut-Free Systems for Restricted Bi-Intuitionistic Logic and Its Connexive Extension
Norihiro Kamide

Invited Address III
Power of Enumeration — BDD/ZDD-Based Techniques for Discrete Structure Manipulation
Shin-Ichi Minato

Session 4A: From Reversible to Quantum Circuits
Integrated Synthesis of Linear Nearest Neighbor Ancilla-Free MCT Circuits
Md. Mazder Rahman, Gerhard W. Dueck, Anupam Chattopadhyay, and Robert Wille

Technology Mapping of Reversible Circuits to Clifford+T Quantum Circuits
Nabila Abdessaied, Matthew Amy, Mathias Soeken, and Rolf Drechsler

Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation
Laxmidhar Biswal, Chandan Bandyopadhyay, Anupam Chattopadhyay, Robert Wille, Rolf Drechsler, and Hafizur Rahaman

Session 4B: Algebra II
Some Properties of Generalized State Operators on Residuated Lattices
Michiro Kondo and Mayuka F. Kawaguchi

Simple Characterizations of Perfect Residuated Lattices
Michiro Kondo
Invited Address IV

SPRUCE, an Embedded Compact Stack Machine for IGBT Power Modules .......................................................... 172
  A. Shorten and W. T. Ng

Session 5A: Intelligent Medical and Welfare Engineering

Gray-Scale Morphology Based Image Segmentation and Character Extraction Using SVM .......................................................... 177
  Jianjun Chen and Noboru Takagi

A Low-Voltage and Low-Power CMOS Temperature Sensor Circuit with Digital Output for Wireless Healthcare Monitoring System ........................................................................................................................................ 183
  Agung Setiabudi, Ryota Sakamoto, Hiroki Tamura, and Koichi Tanno

Dependency Analysis of BMI in Health Checkup Blood Data .......................................................... 189
  Mizuki Higuchi, Kenichi Sorachi, and Yutaka Hata

Novel Instrumentation Amplifier Architectures Insensitive to Resistor Mismatches and Offset Voltage for Biological Signal Processing ................................................................................................................................ 194
  Zainul Abidin, Koichi Tanno, Shota Mago, and Hiroki Tamura

Study Support System of Character Drawing Considering Feeling Evaluation ......................................................... 200
  Ryuichi Murakami and Noriaki Muranaka

Session 5B: Logic I

Gibbs Characterization of Binary and Ternary Bent Functions ..................................................................................... 205
  Radomir S. Stanković, Milena Stanković, Jaakko T. Astola, and Claudio Moraga

On Constructing Secure and Hardware-Efficient Invertible Mappings ........................................................................ 211
  Elena Dubrova

Formal Design of Pipelined GF Arithmetic Circuits and Its Application to Cryptographic Processors .......................................................... 217
  Rei Ueno, Yukihiro Sugawara, Naofumi Homma, and Takaumi Aoki

Realization of FIR Digital Filters Based on Stochastic/Binary Hybrid Computation .......................................................... 223
  Shunsuke Koshita, Naoya Onizawa, Masahide Abe, Takahiro Hanyu, and Masayuki Kawamata

The Pascal Triangle (1654), the Reed-Muller-Fourier Transform (1992), and the Discrete Pascal Transform (2005) ........................................................................................................................................ 229
  Claudio Moraga, Radomir S. Stanković, and Milena Stanković

Session 6A: Quantum Gates and Quantum States

New Two-Qubit Gate Library with Entanglement .......................................................................................... 235
  Md Belayet Ali, Takashi Hirayama, Katsuhisa Yamanaka, and Yasuaki Nishitani
Quantum p-Valued Toffoli and Deutsch Gates with Conjunctive or Disjunctive Mixed Polarity Control .............................................................. 241
  
  Claudio Moraga

Logic Synthesis for Quantum State Generation .......................................................... 247
  
  Philipp Niemann, Rhitam Datta, and Robert Wille

Quantum Algorithmic Complexity of Three-Qubit Pure States .................................. 253
  
  Martin Lukac and Aikaterini Mandilara

**Session 6B: Logic II**

A Study on Realizing Awareness Using 3VL-MLP .......................................................... 258
  
  Qiangfu Zhao

Multi-valued Problem Solvers ...................................................................................... 264
  
  Bernd Steinbach, Stefan Heinrich, and Christian Posthoff

A Bit-Vector Approach to Satisfiability Testing in Finitely-Valued Logics ...................... 270
  
  Joan Ramon Soler and Felip Manyà

On the Inadmissible Class of Multiple-Valued Faulty-Functions under Stuck-at Faults ........ 276
  
  Debabani Chowdhury, Debesh K. Das, Bhargab B. Bhattacharya, and Tsutomu Sasao

**Author Index** ........................................................................................................... 282