## Table of Contents

ASICON 2015 Organization............................................................................................................................... I  
Welcome to ASICON 2015............................................................................................................................... VIII  
Keynote Speech Index ..................................................................................................................................... IX  
Tutorial Session Index .................................................................................................................................. X  
Technical Session Index ............................................................................................................................. XI  
Author Index..................................................................................................................................................... LI
Keynote Speech Index

K-1 Modern circuit techniques for wireless communication....N/A
   Prof. Bram Nauta
   Twente University, Netherland

K-2 The Evolution of Memory Solutions for New IT era and its Challenges....N/A
   Mr. Jonghoon Oh, Corp VP and GM of DRAM
   Product Development Div, SK Hynix, Korea

K-3 The Impact of IoT from Silicon to Software....N/A
   Dave De Maria, VP Corporate Marketing
   Synopsys, USA

K-4 FinFETs: From Devices to Architectures....N/A
   Prof. Niraj K Jha, IEEE Fellow, ACM Fellow
   Princeton University, USA

K-5 The Hype, Myths, and Realities of 3D Integration and Design-for-Test....N/A
   Prof. Krishnendu Chakrabarty
   Duke University, USA

K-6 Whole-Chip ESD Design Verification by CAD: Challenges & Solutions....N/A
   Prof. Albert Wang
   University of California, Riverside, USA

K-7 Wide-bandgap III-V Mixed-Signal Electronics....N/A
   Prof. Kevin J. Chen
   Dept. of C & CE, The HongKong University of Science and Technology,
   HongKong

K-8 High Design Productivity for Reliable and Energy-Efficient Circuits in the
   Internet of Things....N/A
   Prof. Deming Chen
   University of Illinois, USA
# Tutorial Session Index

<table>
<thead>
<tr>
<th>T-1</th>
<th>New and Effective Methodologies for System-Level Electrostatic Discharge (ESD) Characterization....N/A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Prof. Juin J. Liou</td>
</tr>
<tr>
<td></td>
<td>University of Central Florida, USA</td>
</tr>
<tr>
<td>T-2</td>
<td>Fundamentals of Bulk FinFETs....N/A</td>
</tr>
<tr>
<td></td>
<td>Prof. Jong-Ho Lee</td>
</tr>
<tr>
<td></td>
<td>Seoul National University, Korea</td>
</tr>
<tr>
<td>T-3</td>
<td>Ultra-Low Power Digital Design Approaches for the Internet of Things....N/A</td>
</tr>
<tr>
<td></td>
<td>Prof. Massimo Alioto</td>
</tr>
<tr>
<td></td>
<td>National University of Singapore, Singapore</td>
</tr>
<tr>
<td>T-4</td>
<td>Improving DC-DC Converter Performance with GaN Transistors....N/A</td>
</tr>
<tr>
<td></td>
<td>Dr. Alex Lidow</td>
</tr>
<tr>
<td></td>
<td>CEO of Efficient Power Conversion Corporation</td>
</tr>
<tr>
<td>T-5</td>
<td>New Challenges and Techniques for Clock Domain Crossing and Reset Sign-off ....N/A</td>
</tr>
<tr>
<td></td>
<td>Mr. Ramesh Dewangan</td>
</tr>
<tr>
<td></td>
<td>VP of Product Strategy in Real Intent, USA</td>
</tr>
<tr>
<td>T-6</td>
<td>CMOS Operational Amplifiers Design.....N/A</td>
</tr>
<tr>
<td></td>
<td>Dr. Zhongyuan Chang</td>
</tr>
<tr>
<td></td>
<td>Montage technology, China</td>
</tr>
</tbody>
</table>
## Technical Session Index

### SESSION A1

#### Image & Sound Processing

<table>
<thead>
<tr>
<th>A1-1</th>
<th>CMOS Image Sensor with Programmable Compressed Sensing...1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Huixian Ye, Li Tian, Qi Zhang, Hui Wang, Songlin Feng (Shanghai Advanced Research Institute, Chinese Academy of Sciences)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A1-2</th>
<th>High-speed object detection based on a hierarchical parallel vision chip....5</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Zhongxing Zhang, Jie Yang, Honglong Li, Liyuan Liu, Jian Liu, Nanjian Wu (State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors Chinese Academy of Sciences, Beijing)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A1-3</th>
<th>Implementation of High Performance Hardware Architecture of Face Recognition Algorithm Based on Local Binary Pattern on FPGA....9</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Yangjie Zhang, Wei Cao, Lingli Wang (State Key Laboratory of ASIC and System, Fudan University, Shanghai)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A1-4</th>
<th>A Novel Vision Chip Architecture for Image Recognition Based on Convolutional Neural Network....13</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Honglong Li, Zhongxing Zhang, Jie Yang, Liyuan Liu, Nanjian Wu (State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors Chinese Academy of Sciences, Beijing)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A1-5</th>
<th>The Design of Face Recognition System Based on ARM9 Embedded Platform....17</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Feng Ru, Xiaohong Peng, Ligang Hou, Jinhui Wang, Shuqin Geng, Chen Song (VLSI and System Lab, Beijing University of Technology)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A1-6</th>
<th>Iterative optimization algorithm for sound localization....21</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Fang Sun, Jin-mei Lai (State Key Laboratory of ASIC and System, Fudan University, Shanghai)</td>
</tr>
</tbody>
</table>

### SESSION B1

#### Digital Module

<table>
<thead>
<tr>
<th>B1-1</th>
<th>Opportunities and Challenges: Ultra-Low Voltage Digital IC Design Techniques (invited paper)....25</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Tony Kim (Nanyang Technological University, Singapore), Jun Zhou (Institute of Microelectronics, A*STAR, Singapore), Yong Lian (National University of Singapore, Singapore)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>B1-2</th>
<th>Nanoscale Register File Circuit Design – Challenges and Opportunities (invited paper)....29</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Khawar Sarfraz, Mansun Chan (Department of Electronic and Computer Engineering, The Hong Kong</td>
</tr>
</tbody>
</table>
B1-3 A Quenching-and-Reset Circuit with Programmable Hold-off Time for Single Photon Avalanche Diodes in 0.18-μm CMOS....33
Jinglin Huang, Qi Zhang, Li Tian, Hui Wang, and Songlin Feng (School of Information and Technology, Shanghai Tech University, Shanghai,China, Shanghai Advanced Research Institute, Chinese Academy of science,Shanghai,China)

B1-4 A 0.3V-to-1.1V Standard Cell Library in 40nm CMOS....37
Jintao Li, Hong Chen, Zhihua Wang (Institute of Microelectronics, Tsinghua University, Beijing, China), Ming Liu (Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China)

B1-5 A low-power soft error tolerant latch scheme....41
Saki Tajima, Youhua Shi, Nozomu Togawa, Masao Yanagisawa (Waseda University, Okubo, Japan)

B1-6 Energy-efficient Sub-threshold Level Shifter....45
Liang Wen, Li Li, Haibo Wen, Xiaoyang Zeng (State-Key Lab of ASIC and System, Fudan University, Shanghai)

B1-7 A Low Voltage SRAM Sense Amplifier with Offset Cancelling Using Digitized Multiple Body Biasing....49
Bingyan Liu, Yong Hei (ASIC & System Department, Institute of Microelectronics Chinese Academy of Sciences)

SESSION C1
RF Circuit 1

C1-1 2.4/5.5GHz LNA Switch Designs Based on High Resistive Substrate 0.35um SiGe BiCMOS (invited paper)....53
Chaojiang Li, Vibhor Jain, Hangyi Ding, Myra Boenke, Dawn Wang, Randy Wolf, Alvin Joseph (GlobalFoundries, Vermont, USA), Xiaoxia Wang (GlobalFoundries, Shanghai, China)

C1-2 Toward 5G: an Integrated CMOS Wide Band Arbitrary Waveform Generator for Carrier Aggregation (invited paper)....57
Yann Deval, Yoan Veyrac, Francois Rivet (IMS Laboratory, University of Bordeaux, Talence, France)

C1-3 A 57 to 66 GHz Novel Six-Port Correlator (invited paper)....61
Peng Siew Chew, Zhi Hui Kong (School of Electrical Engineering, Nanyang Technological University, Singapore) Kiat Seng Yeo (Singapore University of Technology and Design(SUTD),Singapore) Kaixue MA (University of Electronic science and Technology of China (UESTC), Chengdu,China)

C1-4 A Multi-mode Reconfigurable Lowpass/Complex Bandpass CT ΣΔ Modulator for Short
Range Wireless Receiver....65
Guodong Zhu, Junfeng Zhang, Yang Xu, Zehong Zhang, Baoyong Chi (Institute of Microelectronics, Tsinghua University, Beijing, China)

C1-5 A 100M-1.5 GHz Harmonic-Rejection SDR Receiver Front-End....69
Feng Ma, Xin-Wang Zhang, Bao-Yong Chi (Institute of Microelectronics, Tsinghua University, Beijing, China)

C1-6 A SFA and I/Q Mismatch Auto-calibration Scheme For High IRR Multi-mode GPS RF Receiver....73
Qin Chen, Dongpo Chen, Tingting Mo (School of Microelectronics, Shanghai Jiao Tong University, China)

SESSION D1
Power Management

D1-1 An Input-Powered 1.1-μA IQ 13.56 MHz RF Energy Harvesting System for Biomedical Implantable Devices (invited paper)....77
James Davis, Joseph Sankman, Dongsheng Ma (Integrated System Design Laboratory Texas Analog Center of Excellence (TxACE) The University of Texas)

D1-2 High Efficiency Single-Inductor Dual-Output DC-DC Converter with ZVS-PWM Control....81
Yoshiki Sunaga, Naoya Shiraishi, Koyo Asaishi, Nobukazu Tsukiji, Yasunori Kobori, Nobukazu Takai, Haruo Kobayashi (Division of Electronics and Informatics, Graduate School of Science and Technology, Gunma University, Japan)

D1-3 A 3.5-A Buck DC-DC Regulator with Wire Drop Compensation for Remote-Loading Applications....85
Lei Zhu, Qi Cheng, Jianghui Deng, Xidong Ding (School of Physics and Engineering, Sun Yat-sen University, Guangzhou, China), Jianping Guo, Dihu Chen (School of Microelectronics, Sun Yat-sen University, Guangzhou, China; SYSU-CMU Shunde International Joint Research Institute, Foshan, China)

D1-4 A Distributive On-Chip Voltage Regulation Scheme for Power Supply Design in AMOLED Driver ICs....89
Weikai Jiang, Hing-Mo Lam, Hesheng Lin, Min Zhang (School of Electronic and Computer Engineering, Peking University, Shenzhen, China), Hui Shao (Shenzhen Chipsvision Micro Co. Ltd., Shenzhen, China)

D1-5 A Load-transient-Enhanced Output-Capacitor-Free Low-Dropout Regulator Based on an Ultra-Fast Push-Pull Amplifier....93
Shaowei Zhen, Ji Wang, Dongjie Yang, Canhua Cao, Ping Luo (State Key Laboratory of Electronic Thin Films and Integrated Devices; University of Electronic Science and Technology of China,
D1-7  An Adaptive Voltage Scaling Circuit Based on Dominate Pole Compensation....97
Ping Luo, Songlin Fu, Xiang Zhang, Yi Bao, Dongjun Wang (State Key Laboratory of Electronic Thin Films and Integrated Devices University of Electronic Science and Technology of China, Chengdu, China)

SESSION A2 (Special Session)
Advanced ESD Protection Designs for ICs

A2-1  Development of High-Voltage ESD Protection Devices on Smart Power Technologies for Automotive Applications (invited paper)....101
Carol (Rouying) Zhan, Changsoo Hong (Freescale Semiconductor, USA), Jean-Philippe Laine, Patrice Besse (Freescale Semiconductor, France)

A2-2  TLP Evaluation of ESD Protection Capability of Graphene Micro-Ribbons for ICs (invited paper)....105
Wei Zhang, Ming Xia, Ya-Hong Xie (Department of Materials Science and Engineering, University of California, Los Angeles), Qi Chen, Rui Ma, Fei Lu, Chenkun Wang, Albert Wang (Department of Electrical Engineering, University of California, Riverside)

A2-3  Function-Based ESD Protection Circuit Design Verification for BGA Pad-Ring Array (invited paper)....109
Li Wang (Skyworks Solutions, USA), Rui Ma, Fei Lu, Albert Wang (Dept. of ECE, University of California, Riverside), Zongyu Dong (Qualcomm, USA), Xin Wang (OmniVision Technologies, USA), Chen Zhang, Bin Zhao, Siqiang Fan (Fairchild, USA), He Tang (UESTC, China)

A2-4  Compact Modeling of Junction Failure in Semiconductor Devices Subject to Electrostatic Discharge Stresses (invited paper)....N/A
Juin J. Liou (University of Central Florida), Zhiwei Liu (University of Electronic Science and Technology China)

SESSION B2
System-Level Design Methodology

B2-1  Waveform Base Clock Tree Delay Analysis Using Parallel Processing (invited paper)....113
Goro Suzuki (University of Kitakyushu, Japan)

B2-2  Optimal design on Asynchronous System with Gate-level pipelining....117
Masato Tamura, Atsushi Ito, Makoto Ikeda (Department of Electrical Engineering and Information System, The University of Tokyo, Japan)

B2-3 Clock Skew Estimate Modeling for FPGA High-level Synthesis and Its Application....121
Koichi Fujiwara, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa (Department of Computer Science and Communication Engineering, Waseda University)

B2-4 Transaction Level Model of HDMI Transmitter Based on System Verilog....125
Xiang Liang, Ligang Hou, Jinhui Wang, Chunhui Yang, Deyang Gao, Lin Zhu (VLSI and System Lab, Beijing University of Technology, China)

B2-5 A Novel Low-cost Interface Design for systemc and systemverilog co-simulation....129
Yunzhong Zhu, Tao Li, Jingpeng Guo, Fangfa Fu(Microelectronics Center, Harbin Institute of Technology, Harbin, China), Haiyang Zhou(Beijing Microelectronics Technology Institute, Beijing, China)

B2-6 Simultaneous Scheduling and Binding for Resource Usage and Interconnect Complexity Reduction in High-Level Synthesis....133
Cong Hao, Jian-Mo Ni, Hui-Tong Wang, Takeshi Yoshimura(Graduate School of IPS, Waseda University, Japan)

B2-7 Primal-Dual Method based Simultaneous Functional Unit and Register Binding....137
Jianmo Ni, Qian Ai(Dept. of Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China), Cong Hao, Takeshi Yoshimura(Graduate School of IPS, Waseda University, Kitakyusyu, Japan), Nan Wang(School of Information Science and Engineering, East China University of Science and Technology, Shanghai, China)

SESSION C2
Other ADC & DAC Module

C2-1 Event-Driven Analog-to-Digital Converter for Ultra Low Power Wearable Wireless Biomedical Sensors (Invited paper)....141
Zhenzheng Tian, Rendong Ying, Peilin Liu, Guoxing Wang, Yong Lian(School of Microelectronics and Electronic Information and Electrical EngineeringShanghai Jiao Tong University)

C2-2 A 14b 1GS/s DAC with SFDR > 80 dBc Across the Whole Nyquist Band by Mixed Total 3-Dimesional Sort-and-Combine and Dynamic Element Matching....145
Shuo Huang, Xuan Li, Xiaoyong Li(Center for Analog/RF Integrated Circuit, School of Microelectronics, Shanghai Jiao Tong University)

C2-3 A 14-bit 2-GS/s DAC with a Programmable Interpolation Filter....149
Feng Ye, Haijun Wang, Ting Yi, Zhiliang Hong(State Key Laboratory of ASIC & System, Fudan University)

C2-4 Finite Aperture Time Effects in Sampling Circuit....153
Miho Arai, Isao Shimizu, Haruo Kobayashi, Keita Kurihara, Shu Sasaki, Shohei Shibuya(Gunma University), Kiichi Nitta(Nagoya University), Kazuyoshi Kubo(Oyama National College of Technology)

C2-5 Noise Analysis of a CDS with offset cancelling....157
Xiao Wang(Shenyang Institute of Automation, Chinese Academy of Sciences, University of the Chinese Academy of Sciences, Key Laboratory of Opto-Electronic Information Processing, Chinese Academy of Sciences), Zelin Shi, Baoshu Xu(Shenyang Institute of Automation, Chinese Academy of Sciences, Key Laboratory of Opto-Electronic Information Processing, Chinese Academy of Sciences)

C2-6 An Improved voltage Bandgap Reference With high-order curvature compensation....161
Nan Lyu, NingMei Yu, Min Yi(Xi'an University of Technology)

C2-7 A 30 nA, 6.6 ppm/°C, high PSRR subthreshold CMOS voltage reference....165
Yongquan Li, Mei Jiang, Liangwei Cai(College of Information Engineering, Shenzhen University)

SESSION D2
Wireline Communication

D2-1 Circuit Design Techniques for Multimedia Wireline Communications (invited paper)....169
Chulwoo Kim(Department of Electrical Engineering, Korea University)

D2-2 Low Noise Coupling Techniques for Multi-Phase Oscillators (invited paper)....173
Fa Foster Dai, Feng Zhao, Rong Jiang (Department of Electrical and Computer Eng., Auburn University)

D2-3 LVDS Transmitter With Optimized High Power-efficiency 8: 1 MUX....177
Yuan Su, Yimin Wu, Qiang Zhang, Xuexong Zhou, Fan Ye, Junyan Ren(State Key Laboratory of ASIC & System Department of Microelectronics, Fudan University)

D2-4 Influence of Substrate Coupling Noise to Clock and Data Recovery....181
Yongsheng Wang, Min Wang, Huaixin Xian, Yunfei Du, Xiaowei Liu(Micro-electronic department, Harbin Institute of Technology), Bei Cao(Electronic Science and technology Post-Doctoral Research Center, Heilongjiang University)

D2-5 A 50Gb/s Low Power PAM4 Transmitter with 4-tap FFE and High Linearity Output Voltage in 65nm CMOS Technology....185
Fangxu Lv(Tsinghua National Laboratory for Information Science and Technology, Institute of
Microelectronics Tsinghua University, Air and Missile Defense College, Air Force Engineering University), Xuqiang Zheng, Ziqiang Wang, Fule Li(Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics Tsinghua University), Jianye Wang(Air and Missile Defense College, Air Force Engineering University)

D2-6 A Power Efficient Current-Mode Differential Driver for FPGAs....189
Yuanlong Xiao, Jian Wang, Jinmei Lai(State Key Laboratory of ASIC and System, Fudan University)

SESSION A3
Implantable Device & IoT

A3-1 Motion Artifact Removal Based on ICA for Ambulatory ECG Monitoring....193
Shudong Tian, Jun Han, Jianwei Yang, Lijun Zhou, Xiaoyang Zeng (State Key Laboratory of ASIC & System, Fudan University)

A3-2 A High Input Impedance AC-Coupled SoC Suitable For Wearable ExG Monitor....197
Yubin Zhang, Yajie Qin, Han Jin (State Key Laboratory of ASIC & System, Fudan University, Shanghai)

A3-3 An Inductive Wireless Telemetry Circuit with OOK Modulation for Implantable Cardiac Pacemakers....201
Chong Guo, Hong Zhang, Zhouyi Ma, Jie Zhang, Jie Lin, Ruizhi Zhang (Department of Microelectronics, Xi’an Jiaotong University)

A3-4 A Low Power Potentiostat for Implantable Glucose Sensor Tag....205
Xi Tan, Sizheng Chen, Zhibin Xiao, Junyu Wang (ASIC & System State Key Laboratory, Fudan University), Feng Chen (Information Center of China State Food and Drug Administration (CFDA))

A3-5 Small-Sized and Noise-Reducing Power Analyzer Design for Low-Power IoT Devices....209
Ryosuke Kitayamay, Masao Yanagisaway, Nozomu Togaway (Department of Computer Science and Engineering, Waseda University) Takashi Takenakaz(Green Platform Laboratories, NEC Corporation)

A3-6 Driver Circuit System for Temperature Control of Micro-hotplates: Measurement and Strategy....213
Jiarui Wu, Jun Yu, Jianming Liang, Zhan Shi, Zhongzhou Li, Zhenan Tang(School of Electronic Science & Technology, Dalian University of Technology, Liaoning IC Technology Key Lab)

SESSION B3
Signal Processing & Filter

XVII
A High-speed and Area-efficient Sign Detector for Three Moduli Set RNS \(\{2^n, 2^n-1, 2^n+1\}\) (Invited paper)....217
Sachin Kumar, Chip-Hong Chang (School of Electrical and Electronic Engineering, Nanyang Technological University)

Ultra-Short Length Stochastic Computation Based on Multiple Partition Computing....221
Jienan Chen, Jianhao Hu, Jiangyun Zhou (University of Electronic Science and Technology of China)

New Design for Low Complexity and Low Power Partial Programmable Shifters....225
Yujia Wang (Undergraduate student, Singapore University of Technology and Design), Jiajia Chen (Pillar of Engineering Product Development, Singapore University of Technology and Design)

Full-Digital High Throughput Design of Adaptive Decision Feedback Equalizers Using Coefficient-Lookahead....229
Wen-Quan He, Yu-Chun Lin, Jui-Yi Hung, Shyh-Jye Jou (Department of Electronics Engineering, National Chiao Tung University)

Flat Passband Gain Design Algorithm for 2nd-order RC Polyphase Filter....233
Yoshiki Niki, Shu Sasaki, Nobu Yamaguchi, Jian Kang, Takashi Kitahara, Haruo Kobayashi (Division of Electronics and Informatics, Gunma University)

Automatic Design of Doubly-terminated RC Polyphase Filters by Using Distributed Genetic Algorithm....237
Yoshiki Sugawara, Nobukazu Takai, Masato Kato, Hiroaki Seki, Kento Suzuki, Haruo Kobayashi (Department of Electronic Eng., Gunma University)

SESSION C3
Flash & Pipelined ADC

A Novel Power Optimization Mechanism for Pipelined ADCs (invited paper)....241
Xiaojin Fu, He Tang (School of Microelectronics and Solid-State Electronics University of Electronic Science and Technology of China)

A 100-MS/s 5-bit Fully Digital Flash ADC With Standard Cells....245
Xiangyan Xue, Xuerong Zhou, Fan Ye, Junyan Ren (State Key Laboratory of ASIC and System, Fudan University)

A 1.5-GS/s 5-bit Interpolating ADC with Offset Averaging and Interpolating Sharing Resistors Network....249
Rongjin Xu, Yongzhen Chen, Mingshuo Wang (State Key Laboratory of ASIC and Systems, Fudan University), Ning Li, Fan Ye, Junyan Ren (State Key Laboratory of ASIC and Systems, Fudan University)
University, Department of Microelectronics, Fudan University)

C3-4 A High-Speed analog front-end circuit used in a 12bit 1GSps Pipeline ADC....253
Meng Ni, Fule Li, Weitao Li, Chun Zhang, Zhihua Wang (Tsinghua National Laboratory for Information Science and Technology Institute of Microelectron, Tsinghua University)

C3-5 Sample-hold Circuit and Stage Circuits in a Traditional 12-b 80-Msample/s Pipelined A/D Converter....257
Xiang Jiang, Jun Cheng, Ting Zhang, Liao Gong, Qiyun Ma (Department of Microelectronics, Xi'anJiaotong University), Liang Li (Science and Technology on Analog Integrated Circuit Laboratory)

C3-6 A 2-V 40-MS/s 14-bit Pipelined ADC for CMOS image sensor....261
Teng Chen, Leli Peng, Haibin Li, Ning Ding, Yunchun Chang (State Key Laboratory on Integrated Optoelectronics, College of Electronic Science and Engineering, Jilin University), Cheng Ma(State Key Laboratory on Integrated Optoelectronics, College of Electronic Science and Engineering, Jilin University, Gpixel Inc, Changchun)

C3-7 Split-Based 200Msps and 12 bit ADC Design....265
Haijun Lin (School of Optoelectronics and Communication Engineering,Xiamen University of Technology), Xiao Yang (College of Information Science and Engineering, Huaqiao University, Xiamen, China)

SESSION D3
Reliability & Other Device Topics

D3-1 NBTI prediction and its induced time dependent variation (invited paper)....269
Jian F. Zhang, Meng Duan, Zhigang Ji, Weidong Zhang(School of Engineering, Liverpool John Moores University)

D3-2 Overshoot Stress Impact on HfO2 High-k Layer Dynamic SILC (invited paper)....273
Guangxing Wan, Shuxiang Zhang(South University of Science and Technology of China, Institute of Microelectronics, Chinese Academy of Sciences) Lingli Jiang, Tianli Duan, Hongyu Yu( South University of Science and Technology of China, Institute of Microelectronics) Bo Tang, Chao Zhao, Hui long Zhu(Chinese Academy of Sciences)

D3-3 A Study on HCI Induced Gate Leakage Current Model Used for Reliability Simulations in 90nm n-MOSFETs....277
Nobukazu Tsukiji, Hitoshi Aoki, Masaki Kazumi, Takuya Totsuka, Masashi Higashino, Haruo Kobayashi (Department of Electronics and Informatics, Graduate School of Science and Technology, Gunma University)

XIX
D3-4  Study on Maximum Electric Field Modeling Used for HCI Induced Degradation Characteristic of LDMOS Transistors....281
Masashi Higashino, Hitoshi Aoki, Nobukazu Tsukiji, Masaki Kazumi, Takuya Totsuka, Haruo Kobayashi (Department of Electronic Eng., Gunma Gunma University)

D3-5  Dependency of Current Collapse on the Device Structure of GaN-based HEMTs....285
Xingye Zhou, Zhihong Feng, Yuanjie Lv, Xin Tan, Yuangang Wang, Guodong Gu, Xubo Song, Peng Xu, Shaobo Dun, Shujun Cai (National Key Laboratory of ASIC, Hebei Semiconductor Research Institute)

D3-6  A physical model of novel UV and blue-extended photodetector based on CMOS process....289
Xiangliang Jin, Manfang Tian, Zhenyu Jiang, Han Wang (School of Physics and Optoelectronics, Xiangtan University, Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on A Chip)

D3-7  Simulation and Analysis of P+/N SPAD for 3D Imaging....293
Hongjiao Yang, Xiangliang Jin, Lizhen Tang, Weihui Liu, Jia Yang (Faculty of Physics and Optoelectronic Engineering, Xiangtan University, Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on a Chip)

SESSION A4
Micro Processor & NOC

A4-1  A Novel Routing Structure of Coarse-Grained Reconfigurable Architecture for Radar Application....297
Bo Liu, Yu Gong (National ASIC System Engineering Technology Research Center Southeast University) Dongming Zhang, Weiqi Ge (Integrated Circuits Technology Research Institute Southeast University)

A4-2  Exploring Stacked Main Memory Architecture for 3D GPGPUs....301
Yuang Zhang(Institute of VLSI Design, LAPEM, Nanjing University,Department of Electronic Systems, KTH-Royal Institute of Technology),Li Li,Minglun Gao,Yuxiang Fu,Hongbing Pan (Institute of VLSI Design, LAPEM, Nanjing University),Axel Jantsch (Institute of Computer Technology, Vienna University of Technology),Zhonghai Lu (Department of Electronic Systems, KTH-Royal Institute of Technology)

A4-3  Lagrangian Relaxation Based Topology Synthesis for Application-Specific Network-on-Chips....305
Jinglei Huang, Zhigang Li, Wei Zhong, Song Chen (Department of Electronic Sci. & Tech., University of Science and Technology of China)

A4-4  A Network Components Insertion Method for 3D Application-Specific Network-on-Chip....309
RongRong Zhou , Fen Ge, Gui Feng, Ning Wu (College of Electronic and Information Engineering
**SESSION B4**

**Circuit Optimization and Physical Design Automation**

**B4-1**

**Design and Optimization of Asynchronous Circuits with Gate-level Pipelining (invited paper)....325**

Makoto Ikeda *(Department of Electric Engineering and Information Systems, the University of Tokyo)*

**B4-2**

**An Adaptive Dynamical Low-Rank Tensor Approximation Scheme for Fast Circuit Simulation (invited paper)....329**

Kim Batselier, Quan Chen, Ngai Wong *(Department of Electrical and Electronic Engineering The University of Hong Kong)*

**B4-3**

**Comparator Circuits Automation by Combination of Distributed Genetic Algorithm and HSPICE Optimization....333**

Kento Suzuki, Nobukazu Takai, Masato Kato, Hiroaki Seki, Yoshiki Sugawara, Haruo Kobayashi *(Department of Electronics Eng., Gunma University)*

**B4-4**

**LC-KO: A Congestion-Aware and Area & Timing-Oriented Placement Method....337**

Zhixiong Di, Qianyin Xiang, Quanyuan Feng *(The School of Information Science and Technology, Southwest Jiaotong University)* Yanlong Wang *(MARVELL)*, Shuang Qiao *(NVIDIA)*

**B4-5**

**A VLSI Global Placement Solver Based on Proximal Alternating Direction Method....341**


**B4-6**

**DPALS: A Dynamic Programming-based Algorithm for Two-level Approximate Logic Synthesis....345**

Chen Zou *(The State Key Lab of ASIC & System, Fudan University)*, Weikang Qian *(UM-SJTU Joint Institute, Shanghai Jiao Tong University)*, Jie Han *(Department of Electrical and Computer Engineering, University of Alberta)*
Improved Monitoring-Path Selection Algorithm for Suspicious Timing Error Prediction based Timing Speculation....349
Shinnosuke Yoshida, Youhua Shi, Masao Yanagisawa, Nozomu Togawa (Department of Computer Science and Communications Engineering, Waseda University)

SESSION C4
RF Circuit 2

C4-1 A 28-Gb/s 60-GHz Wireless Transceiver in 65nm CMOS with 64QAM Capability (invited paper)....353
Kenichi Okada (Tokyo Institute of Technology, Ookayama, Meguro-ku, Tokyo, Japan)

C4-2 An All-Digital Quadrature RF Transmitter with 8-bit ΣΔ Modulation....357
Pan Xue, Yilei Shen, Yang Zhao, Zhiliang Hong (State Key Laboratory of ASIC & System, Fudan University, Shanghai, China)

C4-3 A 30-GHz to 39-GHz mm-Wave Low-power Injection-locked Frequency Divider in 65nm CMOS....361
Guangyao Zhou, Shunli Ma, Fazhi An (State Key Laboratory of ASIC and System, Fudan University, Shanghai, China) Ning Li, Fan Ye, Junyan Ren (State Key Laboratory of ASIC and System, Fudan University, Shanghai, China, Department of Microelectronics, Fudan University, Shanghai, China)

C4-4 A 39GHz - 80GHz millimeter-wave frequency doubler with low power consumption in 65nm CMOS technology....365
Qian Chen, Fazhi An, Guangyao Zhou, Shunli Ma, Fan Ye, Junyan Ren (State Key Laboratory of ASIC and System, Fudan University, Shanghai, China)

C4-5 A Wide-division-ratio 100MHz-to-5GHz Multi-Modulus Divider Chain for Wide-band PLL....369
Fazhi An, Shunli Ma, Qian Chen, Guangyao Zhou, Fan Ye, Junyan Ren (State Key Laboratory of ASIC and System, Fudan University, Shanghai, China)

C4-6 A Programmable Divider with Wide Division Range Applied in An FMCW Frequency Synthesizer....373
Dan Wu, Wei Li (State Key Laboratory of ASIC & System, Fudan University)

C4-7 A Reconfigurable Analog Baseband for Low-Power Wi-Fi Receiver....377
Jiachen Hao, Zheng Song, Baoyong Chi (Institute of Microelectronics, Tsinghua University, Beijing, China)

C4-8 A 0.06 mm² 6 dBm IB_{1dB} wideband CMOS class-AB LNTA for SAW-less applications....381
Jun Chen, Benqing Guo, Boyang Zhang, Guangjun Wen (School of Communication and Information Engineering, University of Electronic Science and Technology of China, Chengdu, China)
SESSION D4
Memory 1

D4-1 Nanosecond-Order Fast Switching and Ultra-Multilevel Storage in Lateral GeTe and Ge1Sb4Te7-Based Phase-Change Memories (invited paper)....385
YouYin, and Sumio Hosaka (Division of Electronics and Informatics, Gunma University, Kiryu, Gunma, Japan)

D4-2 Spin Orbit Torques for ultra-low Power Computing (invited paper)....389
Kaihua Cao, Heng Zhao, Mengxing Wang (Fert Beijing Institute, Beihang University, 100191, Beijing, P.R. China) Weisheng Zhao (Fert Beijing Institute, Beihang University, 100191, Beijing, P.R. China, IEF, Univ. Paris Sud, 91405 Orsay, France, UMR 8622, CNRS, 91405 Orsay, France)

D4-3 Influence of Nitrogen Buffering on Oxygen in ITO-Capped Resistive Random Access Memory with NH3 Treatment....393
Ji Chen, Jen-Chung Lou(School of Software and Microelectronics, Peking University, Beijing, China) Kuan-Chang Chang, , Tsung-Ming Tsai, Chih-Hung Pan (Department of Materials and Optoelectronic Science, National Sun Yat-Sen University, Kaohsiung 804, Taiwan )Ting-Chang Chang (Department of Physics, National Sun Yat-Sen University, Kaohsiung 804, Taiwan)

SESSION A5 (Special Session)
THz Communication and Sensing

A5-1 Survey and Statistical Analysis of THz Detectors (Invited paper)....397
Xu-Guang Li, Dong Yan, Hai-Peng Fu, Jian-Guo Ma (School of Electronic Information Engineering, Tianjin University.)

A5-2 A 60-GHz Wireless Transceiver with Dual-Mode Power Amplifier for IEEE 802.11ad in 65nm CMOS (Invited paper)....401
Bao Yong Chi, Lixue Kuang, Haikun Jia, Zhiping Wang, Zhihua Wang (Institute of Microelectronics, Tsinghua University, Beijing, Tsinghua National Laboratory for Information Science and Technology)

A5-4 A CMOS THz Transceiver based Spectroscopy towards Label-free DNA Sequencing (Invited paper)....405
Xiwei Huang, Liangling Sun (Ministry of Education Key Lab of RF Circuits and Systems, Hangzhou Dianzi University) Yu Jiang, Hao Yu (School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore) Yang Shang (Advantest Pte Ltd, Singapore)

A5-5 D-Band Down Conversion Chipset with I-Q Outputs Using 0.13-μm SiGe BiCMOS Technology (Invited paper)....409
Xiao-Dong Deng (Ministry Key Laboratory of JGM T, Nanjing University of Science and Technology (NUST), Nanjing, Semiconductor Device Research Laboratory, Terahertz Research Centre, CAEP, Chengdu) Yihu Li, Yong-Zhong Xiong (Semiconductor Device Research Laboratory, Terahertz Research Centre, CAEP, Chengdu) Wen Wu (Ministry Key Laboratory of JGMT, Nanjing University of Science and Technology (NUST), Nanjing)

SESSION B5
Chip Test & Reliability

B5-1 Distinguishing Dynamic Bridging Faults and Transition Delay Faults (invited paper)....413
Cheng-Hung Wu, Saint James Lee and Kuen-Jong Lee (Dept. of EE, National Cheng Kung University, Taiwan)

B5-2 An Enhanced Built-In Self-Repair Technique for Yield and Reliability Improvement of Embedded Memories (invited paper)....417
Shyu-Kung Lu, Hao-Wei Lin (Dept. Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan), Masaki Hashizume (Institute of Technology and Science, The University of Tokushima, Tokushima, Japan)

B5-3 Power Supply Noise and Its Reduction in At-Speed Scan Testing (invited paper)....421
Xiaoqing Wen (Department of Computer Systems and Engineering, Kyushu Institute of Technology, Kag zu , Iizuka, Japan)

B5-4 Electrical Overstress (EOS): Challenges for Component and System-Level Co-Design (invited paper)....425
Steven H. Voldman (IEEE Fellow, Dr Steven H. Voldman LLC)

B5-5 A Low-Leakage Power Clamp ESD Protection Circuit with Prolonged ESD Discharge Time and Compact Detection Network....429
Jian Cao , Xing Zhang (School of Software and Microelectronics, Peking University, Beijing, China, Institute of Microelectronics, Peking University, Beijing, China) Zhenxu Ye (School of Software and Microelectronics, Peking University, Beijing, China) Yuan Wang, Guangyi Lu (Institute of Microelectronics, Peking University, Beijing, China)

SESSION C5
Analog Circuit

C5-1 Future Low-Noise Technologies for RF, Analog and Mixed-Signal Integrated Circuits (invited

XXIV
paper)....433
Chih-Hung Chen, Xuesong Chen (Department of Electrical and Computer Engineering, McMaster
University, Hamilton, ON, CANADA)
D. Y. Wu, and Chao Sheng Chen (United Microelectronics Corporation (UMC), Hsinchu, Taiwan,
R.O.C.)

C5-2
A High-Slew Rate Rail-to-Rail Operational Amplifier by Flipped Voltage Followers (invited paper)....437
Shu-Hang Zhang, Yu-Cheng Feng, Miin-Shyue Shiau, Don-Gey Liu (Department of Electronic
Engineering, Feng Chia University, Taichung, Taiwan, R.O.C) Qi-Ming Wan (School of Information
Engineering, Zhongshan Polytechnic, Zhongshan, Guangdong)

C5-3
Low-Voltage CMOS DC-DC Converters for Energy Harvesting Applications (invited paper)....441
Zehua Chen, Weiyin Wang (Department of Information Science and Electronic Engineering, Zhejiang
University, Hangzhou, China), Hei Wong (Department of Information Science and Electronic
Engineering, Zhejiang University, Hangzhou, China; Department of Electronic Engineering, City
University of Hong Kong, Kowloon, Hong Kong, China)

C5-4
Hybrid LED Driver for Multi-Channel Output with High Consistency....445
D.J.Yu, Q. Yu, Ning Ning and Y. Liu (State Key Laboratory of Electronic Thin Films and Integrated
Devices, University of Electronic Science and Technology of China, Chengdu, P. R. China ) Z.Y.Sh
(Science and Technology on Reliability Physics and Application Technology of Electronic Component
Laboratory, Guangzhou 510610, Guangdong, P. R. China)

C5-6
A Low-Power Continuous-time Comparator with Enhanced Bias Current at the Flip Point....449
Hongyi Wang, Yanjiao Du, Xu Jia, Youyou Fan (Department of Microelectronics, Xi’an Jiaotong
University)

C5-7
Design of Novel Chopper Stabilized Rail-to-Rail Operational Amplifier....453
Yong Xu, Zheng Sun, Yuanliang Wu (Institute of Communication Engineering, PLA University of
Science and Technology), Fei Zhao (Institute of Command Information System, PLA University of
Science and Technology)

SESSION D5
High Power Device

D5-1
10 Mbps High-voltage Digital Transceiver on Single Die for 50 V Voltage Swing (invited paper)....457
Chua-Chin Wang, Min-Yu Tseng (Department of Electrical Engineering, National Sun Yat-Sen
University, Kaohsiung, Taiwan)

D5-2
Photoelectrochemically Recessed AlGaN/GaN Monolithic Inverter Incorporating LiNbO3
Ferroelectric Film (invited paper)....461

XXV
Ching-Ting Lee, Jhe-Hao Chang, Chun-Yen Tseng (Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University)

D5-3 Design of a High Voltage Gate Driver Module....465
Longcheng Que, Jian Lv (University of Electronic Science and Technology of China, Chengdu, China, University of Arkansas, Fayetteville, Arkansas, USA) Simon S.Ang (University of Arkansas, Fayetteville, Arkansas, USA)

D5-4 Low on-resistance Power MOSFET Design for Automotive Applications....469
Tianhong Ye and Kuan W. A. Chee (Department of Electrical and Electronic Engineering, University of Nottingham, Ningbo, Zhejiang, People’s Republic of China)

D5-5 Novel Superjunction Collector Design of Power SiGe HBTs for High fT×BVCEO×β Product....473
Xiao Wang, Dongyue Jin, Wanrong Zhang, Xinyi Zhao, Yanling Guo, Qiang Fu (College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing, China)

D5-6 Modeling and Design of the LDMOSFET for RF power amplifier applications....477
Ting Liu and Kuan W. A. CHEE (Department of Electrical and Electronic Engineering, The University of Nottingham Ningbo China, Ningbo, Zhejiang, People’s Republic of China)

SESSION A6
Security Issue

A6-1 Hardware Security Applications of Emerging Nonvolatile Memories (invited paper)....481
An Chen (GlobalFoundries)

A6-2 A Low Cost and High Reliability True Random Number Generator Based on Resistive Random Access Memory....485
Jianguo Yang, Juan Xu, Bo Wang, Xiaoyong Xue, Yinyin Lin (ASIC and System State Key Lab, Fudan University), Ryan Huang, Qingtian Zhou, Jingang Wu (SOC Technology Development Center, Semiconductor Manufacturing International Corp)

A6-3 Elliptic Curve GF(p) Point Multiplier by Dual Arithmetic Cores....489
Tao Wu (Wuhan Maritime Communication Research Institute)

A6-4 A Configurable SoC Design for Information Security....493
Sizhong Xuan, Jun Han, Zhiyi Yu, Yi Ren, Xiaoyang Zeng (State Key Lab of ASIC and System, Fudan University)

A6-5 A SIMD Multiplier-Accumulator Design for Pairing Cryptography....497
Weizhen Wang, Jun Han, Jielin Wang, Xiaoyang Zeng (State Key Laboratory of ASIC and System, Fudan University)
SESSION B6

Wireless Communication

B6-1 Linearity Enhancement Algorithms for I-Q Signal Generation (invited paper)....509
Masahiro Murakami, Haruo Kobayashi, Shaiful Nizam Bin Mohyar, Takahiro Miki(Division of Electronics and Informatics, Gunma), Osamu Kobayashi (Semiconductor Technology Academic Research Center (STARC))

B6-2 A Low Complexity Algorithm and Architecture for MIMO Detection Without QR Decomposition (invited paper)....513
Lian Huai, Gerald E. Sobelman (Department of Electrical and Computer Engineering, University of Minnesota), Samer Hijazi, Raul Casas (Cadence Design Systems)

B6-3 A Full Layer Parallel QC-LDPC Decoder for WiMAX and Wi-Fi....517
Wenchao Zhang, Song Chen, Xuefei Bai (Dept. of Electronic Sci. & Tech., University of Science and Technology of China), Dajiang Zhou(Faculty of Science and Engineering,Waseda University)

B6-4 A Low Complexity MCMC Algorithm for MIMO System with Bias Technique....521
Shuaining He, Jiangyun Zhou, Jianhao Hu, Jienan Chen (University of Electronic Science and Technology of China)

B6-5 A Novel Symbol Synchronization Algorithm and Low-complexity Circuits Design for Zero-IF GFSK Demodulator....525
Guanghua Wu, Hong Chen, Yanyi Meng(Institute of Microelectronics, Tsinghua University), Xitian Long, Kun Yang, Xueping Jiang(State Grid Smart Grid Research Institute, Changping District)

B6-6 High-Frequency Low-Distortion Signal Generation Algorithm with Arbitrary Waveform Generator....529
Shohei Shibuya, Yutaro Kobayashi, Haruo Kobayashi(Division of Electronics and Informatics, Gunma University, Kiryu, Gunma)

A6-6 High-Speed Realization of Trivium Based on Multi-Core Cryptographic Processor....501
Zhouchuang Wang, Zibin Dai (Department of Microelectronics, Zhengzhou Institute of Information Science and Technology)

A6-7 Parallel Implementation of AES on 2.5D Multicore Platform with Hardware and Software Co-Design....505
Jielin Wang, Weizhen Wang, Jianwei Yang, Zhiyi Yu, Jun Han, Xiaoyang Zeng (State Key Laboratory of ASIC & System, Fudan University)

XXVII
SESSON C6
SAR & ΔΣ ADC

C6-1 Automated design strategy for high performance mixed signal circuits (invited paper)....533
Akira Matsuzawa (Department of Physical Electronics, Tokyo Institute of Technology)

C6-2 A 1.8-V 12-bit Self-Calibrating SAR ADC with a Novel Comparator.....537
Chenxi Deng, Long Zhao, Yuhua Cheng (Shanghai Research Institute of Microelectronics, Peking University, EECS Peking University), Hui Zheng (Shanghai Research Institute of Microelectronics, Peking University)

C6-3 A 10-bit 40 MS/s Successive Approximation Register Analog-to-Digital Converter with Vcm-based Method for Wireless Communications....541
Wen Cheng Lai (Dept. of Electronic Engineering, National Taiwan Univ. of Science and Technology)

C6-4 A 1-V 23-μW 88-dB DR Sigma-Delta ADC for high-accuracy and low-power applications....546
Long Zhao, Chenxi Deng, Hongming Chen, Yuhua Cheng (Shanghai Research Institute of Microelectronics, Peking University, EECS, Peking University), Guan Wang (Shanghai Research Institute of Microelectronics, Peking University)

C6-5 Fibonacci Sequence Weighted SAR ADC Algorithm and its DAC Topology....550
Takuya Arafune, Yutaro Kobayashi, Shohei Shibuya, Haruo Kobayashi (Division of Electronics and Informatics, Gunma University)

C6-6 A Lowpass/Bandpass Reconfigurable Continuous-time ΔΣ ADC for Software-defined Radio....554
Xinpeng Xing (Graduate School at Shenzhen, Tsinghua University), Gaozhan Ca, Georges Gielen (Department of Elektrotechniek, ESAT-MICAS, KU Leuven)

C6-7 A 16-Bit Low-Power Double-Sampled Delta Sigma Modulator for Audio Applications....558
Yongsheng Wang, Hongying Wan, Fengchang Lai, Yang Liu, Xiaowei Liu (Micro-electronic department, Harbin Institute of Technology), Bei Cao (Electronic Science and technology Post-Doctoral Research Center, Heilongjiang University)

SESSON D6
MEMS & Sensor

D6-1 Speak Only: An Electro-chemical Sensing System for Some Biomarkers Detection from Urinary Test (invited paper)....N/A
Bin-Da Liu (National Cheng Kung University)
Ultra-Sensitive and Responsive Capacitive Humidity Sensor Based on Graphene Oxide....562
Qiangqiang Ye, Chenyu Wen, Ming Xu, Shi-Li Zhang, Dongping Wu (State Key Laboratory of ASIC and System, Department of Microelectronics, Fudan University.)

Humidity Sensor with Graphene Oxide as Sensing Material....566
Xiaoxi Kang, Qingyun Zuo, Chao Yuan, Weijun Wang, Meng Gao, Liangliang Jiang, Yongxing Zhou, Yong Wang, Shoumian Chen, Yuhang Zhao (Process Technology Department, Shanghai IC R & D Center), Jia Liu, Wenjie Sheng, Jia Zhou (Department of Microelectronics, Fudan University)

Droplet Generating with Accurate Volume for EWOD Digital Microfluidics....569
Wei Wang, Jianfeng Chen, Jia Zhou (ASIC and System State Key Lab, School of Microelectronics, Fudan University)

Smartphone-controlled electro-wetting on dielectric microfluidics....573
ZengZhi, Kaidi Zhang, Wei Wang, Jia Zhou (State Key Laboratory of ASIC and System, Fudan University), Weijiang Xu (Département Opto-Acousto-Electronique, I.E.M.N., Université de Valenciennes)

Application of Cellulose Triacetate as Biocompatible/ Biodegradable Dielectrics in EWOD Devices....577
Lei Chao, Zhi Zeng, Kaidi Zhang, Wei Wang, Jia Zhou (ASIC and System State Key Lab, School of Microelectronics, Fudan University.)

System-level modeling and analysis of third order MEMS accelerometer....581
Xiangliang Jin, Feng Zhang (School of Physics and Optoelectronics, Xiangtan University, Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on a chip)

SESSION A7 (Special Session)
Devices, Systems, and Design Methodologies for IoT

Challenges and Future Trends for Embedded Security in Electric Vehicular Communication (invited paper)....585
Yi Wang, Zhiqian Hong, Jun Li, Shaobo Luo, Yajun Ha (Institute for Infocomm Research (I2R), Singapore)

Challenges in design wearable wireless sensors in healthcare IoT (invited paper)....589
Yong Lian (Department of Electrical and Computer Engineering, York University, Toronto, Canada)

System-Level Design Solutions Enabling the IoT Explosion (invited paper)....593

XXIX
Liwei Yang (School of Computer Engineering, Nanyang Technological University), Yao Chen (College of Electronic Information and Optical Engineering, Nankai University), Wei Zuo (University of Illinois at Urbana-Champaign), Tan Nguyen, Swathi Gurumani, Kyle Rupnow (Advanced Digital Sciences Center, Singapore), Deming Chen (University of Illinois at Urbana-Champaign)

A7-4 Quantitative Performance and Power Analysis of LTE using High Level Synthesis (invited paper)....597
Yun Liang, Shuo Wang (School of EECS, Peking University, China)

SESSION B7
Design Verification and DFT

B7-1 Multi-Technology Simulation with Mixed Design Environments (invited paper)....601
Bin Wan, Cindy Zhang, Xingang Wang (Skyworks Solutions, Inc., Irvine, California, United States)

B7-2 A Fast Vector Reuse Verification Method for Standard Cell Library....605
Ligang Hou, Jingsong Zhi, Lin Zhu, Jinhui Wang, Xiaohong Peng, Shuqin Geng (VLSI & System Lab, Beijing University of Technology)

B7-3 Image Synthesis Circuit Design Using Selector-logic-based Alpha Blending and Its FPGA Implementation....609
Keita Igarashi, Masao Yanagisawa, Nozomu Togawa (Dept. of Computer Science and Communications Engineering, Waseda University)

B7-4 An Automated Test Framework for SRAM-based FPGA....613
Lv Xuemin (School of Economics and Management, Ningbo University of Technology), Yang Moucheng, Zhou Xuegong, Wang Lingli (State Key Lab of ASIC and System, Fudan University)

B7-5 An Efficient Layered ABV Methodology for Vision System on Chip based on Heterogeneous parallel Processors....617
Victor Nshunguyimfura, Jie Yang, Liyuan Liu, Nanjian Wu (State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences)

B7-7 A High-efficient and Accurate Fault Model Aiming at FPGA-based AES Cryptographic Applications....621
Nan Liao, Xiaoxin Cui, Tian Wang, Kai Liao, Yewen Ni, Dunshan Yu (Institute of Microelectronics, Peking University), Xiaole Cui (Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School)

SESSION C7
XXX
Clock module & TDC

C7-1  Cell-Based Programmable Phase Shifter Design For Pulsed Radar SoC (invited paper)....625
       Jinn-Yann, Liu Shi-Yu Huang, Ta-Shun Chu(EE Dept., National Tsing Hua University, Taiwan)

C7-2  Reliability Concerns on Time-to-Digital Converter Due to Bias Temperature Instability in Nanometer Era....629
       Xinsheng Wang(School of Astronautics, Harbin Institute of Technology, School of Information and Electrical Engineering, Harbin Institute of Technology), Lifeng Shang, Heyi Yin(School of Astronautics, Harbin Institute of Technology)

C7-3  A Novel Direct Digital Frequency Synthesizer Employing Complementary Dual-Phase Latch-Based Architecture....633
       Abdel Martinez Alonso, Masaya Miyahara, Akira Matsuzawa(Department of Physical Electronics, Tokyo Institute of Technology.)

C7-4  An 8-bit 4fs-step Digitally Controlled Delay Element with Two Cascaded Delay Units....637
       Weizhen Wang, Hao Zhou, Fan Ye, Junyan Ren(State Key Laboratory of ASIC and Systems, Fudan University)

C7-5  A Low Power TDC with 0.5ps Resolution for ADPLL in 40nm CMOS....641
       Xusong Liu, Lei Ma, Junhui Xiang, NaYan(State Key Lab. Of ASIC and System, Dept. of Microelectronics, Fudan University), Haolv Xie, Xiaowei Cai(Zhongxing Telecommunication Equipment Corporation)

C7-6  A Digitally Calibrated Low-power Ring Oscillator....645
       Ming Li, Haibin Yin, Peiyuan Wan(Beijing Embedded System Key Lab, Beijing University of Technology)

C7-7  A 400mV Supply Voltage Self-Start Clock Generator for Energy Harvest System....649
       Yanqin Chen, Hongguang Zhang, Xu Guo, Zhiliang Hong(ASIC Laboratory1,Fudan University)

SESSION D7

Memory 2

D7-1  Recent Progresses of STT Memory Design and Applications (invited paper)....652
       Bonan Yan, Yaojun Zhang, Enes Eken, Yiran Chen (Department of Electrical and Computer Engineering, University of Pittsburgh), WuJie Wen (Department of Electrical and Computer Engineering, Florida International University), Weisheng Zhao (Spintronics Interdisciplinary Center, Beihang University)

D7-2  An Experimental Study on the Potential Use of ReRAM as SSD Buffer....656
Mengnan Wu, Yang Yang, Xinxin Zhang, Hongbin Sun, Ruizhi Zhang, Nanning Zheng (School of Electronic and Information Engineering Xi’an Jiaotong University), Liangliang Dai, Jianxiao Wang (School of Electrical Engineering Xi’an Jiaotong University)

D7-3 A Design of Subthreshold SRAM Cell Based on RSCE and RNCE.....660
Jiangzheng Cai, Jia Yuan, Liming Chen, Yong Hei (ASIC & System Department, Institute of Microelectronics of Chinese Academy of Sciences)

D7-4 A High Efficiency All –PMOS Charge Pump for 3D NAND Flash Memory.....664
Liyin Fu, Yu Wang, Qi Wang, Shiyang Yang, Yan Yang, Zongliang Huo (Institute of Microelectronics, Chinese Academy of Sciences)

D7-5 Resistive Random Access Memory with High Selectivity ratio (invited paper).....668
Sung Hyun Jo, Hagop Nazarian (VP Engineering & Co-Founder, Crossbar, Inc., USA)

SESSION A8 (Special Session)
Circuits and Systems for 5G

A8-1 OFDM Synchronization implementation based on Chisel platform for 5G research (Invited paper).....671
Ziqiang Li, Yun Chen, Xiaoyang Zeng(Department of Microelectronics, Fudan University)

A8-2 A high performance massive MIMO detector based on Log-domain Belief-Propagation (Invited paper).....675
Kaining Han, Jianhao Hu, Jienan Chen, Sheng Yang (National key Lab. Of Communications, University of Electronic Science and Technology of China)

A8-3 A Programmable Baseband Processor for Massive MIMO Uplink Multi-User Detection (Invited paper).....679
Xiaoying Qiu, Leilei Miao, Runbin Shi, Zhiwei Wang, Di Wu (School of Electronics and Information Engineering, Soochow University), Liang Liu(Lund University)

A8-4 Efficient Early Termination Schemes for Belief-Propagation Decoding of Polar Codes (Invited paper).....683
Yuanru Ren(National Mobile Communications Research Laboratory, Southeast University, School of Electronic Science and Engineering, Nanjing University), Chuan Zhang, Xiaohu You (National Mobile Communications Research Laboratory, Southeast University), Xing Liu(Huawei Technologies Cooperation Limited, Shenzhen)

A8-5 Circuits and Systems for 5G Network: Massive MIMO and Advanced Coding (Invited paper).....687
Liang Liu (Department of Electrical and Information Technology, Lund University), Chuan Zhang(National Mobile Communications Research Laboratory, Southeast University)
A8-6 Coefficient Adjustment Matrix Inversion Approach and Architecture for Massive MIMO Systems (Invited paper)....691
Xiao Liang, Chuan Zhang, Xiaohu You (National Mobile Communications Research Laboratory, Southeast University), Shugong Xu(Intel Collaborative Research Institutes on Mobile Networking and Computing, Intel Labs)

SESSION B8

Other Design Topics

B8-1 Employing the mixed FBB/RBB in the design of FinFET logic gates....695
Tian Wang, Xiaoxin Cui, Kai Liao, Nan Liao, Yewen Ni, Dunshan Yu (Institute of Microelectronics, Peking University), Xiaole Cui(Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School)

B8-2 Low-Cost Low-Power Droop-Voltage-Aware Delay-Fault-Prevention Designs for DVS Caches....699
Pei-Yuan Chou, I-Chen Wu, Jui-Wei Lin, Xuan-Yu Lin, Jinn-Shyan Wang (SoC/AIMHI Research Centers and Dept. of EE, Nat ‘i Chung-Cheng University, Chia-Yi), Tien-Fu Chen (Dept. CS, Nat ‘i Chiao-Tung University, Hsin-Chu), Tay-Jyi Lin (SoC/AIMHI Research Centers and Dept. of CS, Nat ‘i Chung-Cheng University, Chia-Yi)

B8-3 DCPG: Double-Control Power Gating Technique for a 28 nm Cortex™-A9 MPCore Quad-core Processor....703
Qian Liang (VLSI and System Lab, Beijing University of Technology, Beijing), Jinhui Wang (VLSI and System Lab, Beijing University of Technology, Beijing, Department of Electrical and Computer Engineering, North Dakota State University), Peiyuan Wan, Ligang Hou (VLSI and System Lab, Beijing University of Technology, Beijing), Na Gong (Department of Electrical and Computer Engineering, North Dakota State University)

B8-4 A 4th-Order N-path Filter in 40nm CMOS with Tunable Gm-C Stage....707
Rundao Lu, Zhijian Lu, Dongpo Chen, Tingting Mo (Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiao Tong University)

B8-5 A Low Power 1.5GHz Gm-C Filter with 40dB Variable Gain in 65-nm CMOS Technology....711
Haoyu Mei, Wei Li (State Key Laboratory of ASIC & System, Fudan University)

B8-6 A Dual-Band Frequency Tunable Complex Filter with Stable Quality-Factor in Different Temperatures....715
Suoping Hu, Dongpo Chen, Tingting Mo (Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiao Tong University)

B8-7 Selectable Notch Frequency of EMI Spread Spectrum using Pulse Modulation in Switching
Converter....719
Yasunori Kobori (Dep. Of Innovative Electrical and Electronic Engineering, National Institute of
Technology, Oyama College, Oyama, Tochigi, Japan, Division of Electronicsand Informatics,
Gunma University, Kiryu, Gunma, Japan) Takuya Arafune, Nobukazu Tsukiji, Nobukazu Takai, Haruo
Kobayashi (Division of Electronicsand Informatics, Gunma University, Kiryu, Gunma, Japan)

B8-8 EMI Reduction by Analog Noise Spread Spectrum In Ripple Controlled Switching Converter....723
Yasunori Kobori, Taifeng Wang, Nobukazu Tsukiji, Nobukazu Takai, Haruo Kobayashi (Division of
Electronics and Informatics, Gunma University, Gunma, Japan)

SESSION C8
PLL

C8-1 A PVT Variation Tolerant and Low Power 5Gb/s Clock and Data Recovery Circuit For PCI-E
2.0/USB 3.0....727
Feng Zhang, Hao Ju, Chengying Chen (Institute of Microelectronics, Chinese Academy of Science)

C8-3 A High-Performance Charge Pump with Improved Static and Dynamic Matching Characteristic....731
Haibin Shao, Ke Lin, Bo Wang, Chen Chen, Fang Gao, Feng Huang, Xinan Wang (The Key
Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School)

C8-4 A Wideband VCO with Constant Tuning-Gain and Uniform Sub-Band Interval for Single-Chip
UHF RFID Reader....735
Jianqiao Tang, Runxi Zhang, Chunqi Shi (Institute of Microelectronic Circuits & Systems, East China
Normal University)

C8-5 A GHz-Level Ring-Counter-Based Multi-Modulus Fractional LO Divider with On-the-Fly
Tunability....739
Bukun Pan, Jing Jin, Jianjun Zhou (Center for Analog/RF Integrated Circuits (CARFIC), School of
Microelectronics, Shanghai Jiao Tong University)

C8-6 A 6-13 GHz Wide-tuning-range Low-phase-noise Ring Oscillator Utilizing Frequency
Multiplication Technique....743
Bowen Yang, Zhijian Lu, Jianjun Zhou (Center for Analog/RF Integrated Circuits (CARFIC), School of
Microelectronics, Shanghai Jiao Tong University)

C8-7 Improvement of the charge pump for Maneatis PLLs....747
Zhan Shi, Zhenan Tang, Fan Yang, Jiarui Wu (School of Electronic Science and Technology, Dalian
University of Technology)

SESSION D8
XXXIV
Advanced Process and Devices

D8-1 Advanced Germanium Channel Transistors (invited paper)....750
C.W. Liu (Graduate Institute of Electronic Engineering, National Taiwan University, National Nano Device Laboratories), I.-H. Wong, S.-H. Huang, C.-H. Huang (Graduate Institute of Electronic Engineering, National Taiwan University), S.-H. Hsu (National Nano Device Laboratories)

D8-2 A Simulation Analysis of Back Gate Effects for FDSOI Devices....754
Yudong Li, Bo Tang, Jiang Yan (Institute of Microelectronics of Chinese Academy of Sciences)

D8-3 A TSV Alignment Design for Multilayer 3D IC....758
Wei Zhao, Ligang Hou, Xiaohong Peng, Jinhui Wang, Jingyan Fu, Yang Yang (VLSI & System Lab, Beijing University of Technology)

D8-4 3D Resist Modeling for OPC Correction and Verification....762
Liang Zhu, Neo Tan, Zhibo Ai (Synopsys Inc., Shanghai), Qian Ren (Synopsys Inc., Hillsboro, Oregon, USA)

D8-5 A Thermal-Aware Distribution Method of TSV in 3D IC....766
Ligang Hou, Jingyan Fu, Wei Zhao, Shuqin Geng (VLSI and System Lab, Beijing University of Technology), Jinhui Wang (VLSI and System Lab, Beijing University of Technology, Department of Electrical and Computer Engineering, North Dakota State University), Na Gong (Department of Electrical and Computer Engineering, North Dakota State University)

D8-6 Investigation of a GaN-on-Si HEMT optimized for the 5th-generation wireless communication....769
Hong-Fan Huang, Xiao-Yong Liu, Jin-Shan Shi, Lin-Qing Zhang, Sheng-Xun Zhao, Min-Zhi Lin, Peng-Fei Wang (State Key Laboratory of ASIC and System, Fudan University), Bin Wu (Jiangsu Changjiang Electronics Technology Co., Ltd)

D8-7 Effect of Field Implantation on Off- and On-State Characteristics for Thin Layer SOI Field P-Channel LDMOS....773
Xin Zhou, Yang Li, Zhaogi Li, Bo Zhang (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China), Ming Qiao (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, The Institute of Electronic and Information Engineering in Dongguan, University of Electronic Science and Technology of China)

D8-8 TCAD simulations of Novel Interrupted-P-Finger UV/Blue Photodiode based on CMOS PROCESS....777
Xiangliang Jin, Zhenyu Jiang, Manfang Tian (Faculty of Materials, Optoelectronics and Physics, Xiangtan University, Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on A Chip)
Post Session (I)

P1-01  A DPA Resistant Dual Rail Precharge Logic Cell....781
Xiao Pang, Jing Wang, Chenxu Wang, Xinsheng Wang(Microelectronics Center, Harbin Institute of Technology at Weihai)

P1-02  A Method of Automatic Sizing Logic Driver of 16nm Fin-FET....785
ZengFa Peng, JianBin Zheng, AiLin Zhang(Spreadtrum Co. Ltd.)

P1-03  Design of Power-up and Arbiter Hybrid Physical Unclonable Functions in 65nm CMOS....790
Yuejun Zhang, Pengjun Wang, Gang Li, Haoyu Qian, Xiaomin Zheng(Institute of Circuits and Systems, Ningbo University)

P1-04  Development of TFET 0.13 μm Standard Cell Library for Ultra-Low Power Applications....794
Fang Gao, Jipan Huang, Hongying Chen, Xin'an Wang(The Key Laboratory of Integrated Microsystems, School of ECE, Peking University Shenzhen Graduate School)

P1-05  Design on Multi-bit Adder Using Sense Amplifier-Based Pass Transistor Logic for Near-Threshold Voltage Operation....798
Fangyuan Dang(Shenzhen Graduate School, Peking University, Institute of Microelectronics, Peking University), Yuan Wang, Yuequan Liu, Song Jia, Xing Zhang(Institute of Microelectronics, Peking University)

P1-06  A New Schmitt Trigger with Adjustable Hysteresis Using Floating-Gate MOS Threshold Inverter....802
Guoqiang Hang(School of Information and Electrical Engineering, Zhejiang University City College, State Key Laboratory of ASIC & System, Fudan University), Guoquan Li(School of Information and Electrical Engineering, Zhejiang University City College, Institute of Information and Communication Engineering, Zhejiang University)

P1-07  PDK Design of 0.13um SOI PROCESS....806
Jiang Bingjian, Junli sheng, Zhangwen Tang(ASIC & System State Key Laboratory, Fudan University)

P1-08  Comparison of Decoupling Resistors and Capacitors for Increasing the Single Event Upset Resistance of SRAM Cells....810
Zhongshan Zheng, Zhentao Li, Ning Qiao, Kai Zhao, Fang Yu, Jiajun Luo(Institute of Microelectronics, Chinese Academy of Sciences)

P1-09  A NanoPower, High PSRR Full CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs....813
Jian Li, Jiancheng Li(School of Electronic Science and Engineering, National University of Defense Technology), Li Yang(School of Physics and Optoelectronics Engineering, Xiangtan University)
A 1-V 2.5-ppm/°C Second-order Compensated Bandgap Reference....817
Meilin Wan, Kui Dai, Xuecheng Zou(School of Optical and Electronic Information, Huazhong University of Science and Technology), Zhenhuan Zhang(Tonghao Department, Wuhan Metro Group Co. Ltd.)

An Analytical Series Resistance Model for On-Chip Stacked Inductors with Inclusion of Proximity Effect Between stacked layers....821
Wanghui Zou, Yun Zeng(School of Physics and Microelectronics, Hunan University)

A High Reliability Synchronous Boost Converter with spike suppression circuit....825
Jiangping He, Bo Zhang(Department of Microelectronics, University of Electronic Science and Technology of China), Pengfei Liao(Analog IC Design Department, Chongqing Acoustoelectric and Optoelectronic Co.)

A Low Cost Readout and Processing Circuit for Integrated CMOS Geomagnetic Sensors....829
Ke Liu, Renwei Zhang, Zhankun Du, Li Shao, Xiao Ma(Institute of Microelectronics, Chinese Academy of Sciences)

Dual Band Power Amplifier for Handset Application....833
Jie Jin, Xiaoxiao Jiang, Yiyuan Fang(Shanghai University of Engineering Science), Xuguang Zhang(RDA Microelectronic Corporation)

Color Image Enhancement Using Power-constraint Histogram Equalization for AMOLED....837
Hu Cao, Li Tian, Jun Liu, Hui Wang, Songlin Feng(Shanghai Advanced Research Institute, Chinese Academy of Sciences)

Investigation on the Immunity of Microcontroller to Electrical Fast Transients....841
Chuangwei Li, Jiancheng Li, Jianfei Wu, Yu Xiao(College of Electronic and Engineering, National University of Defense Technology)

A 16-Channel Electrode Driver with Precise calibration for Electrical Neural Stimulation....845
Chao Peng(Department of Information Science and Technology, University of Science and Technology of China, Institute of Biomedical and Health Engineering, Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences), Jinyong Zhang, Lei Wang(Institute of Biomedical and Health Engineering, Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences), Xu Zhang(Department of Information Science and Technology, University of Science and Technology of China)

Design and Implementation of Light Load Energy Saving Current-limiting Circuit....849
Tao Zhang, Jiyao Zhang(Department of Information Science, Wuhan University of Science and Technology)

A 1.2-V 7.2-μw ECG AFE With Continuous Time Self-Calibration Filters....853

XXXVII
Feng Huang, Ke Lin, Fang Gao, Chen Chen, Haibin Shao, Bo Wang(The Key Lab of IMS, School of ECE, Peking University Shenzhen Graduate School)

P1-20  
Ultra Low Power Circuits Design based on III-V Group Heterojunction Tunnel Field Effect Transistor....857
Jipan Huang, Fang Gao, Xin’an Wang, Hongying Chen(The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School)

P1-21  
Design of the 1.0V Bandgap Reference on Chip....861
Hui Shi, Zheng Sun, Yong Xu, Wei Ding(College of Communication Engineering, PLA University of Science and Technology), Cheng Hu(College of Science, PLA University of Science and Technology), Shan Luo(College of Defense Engineering, PLA University of Science and Technology)

P1-22  
A Low-Power Parallel-to-Serial Conversion Circuit for CMOS Image Sensors....865
Jicun Zhang, Nan Chen, Chuanming Liu, Libin Yao(Kunming Institute of Physics)

P1-23  
A Fully Integrated 0.18 μm SiGe BiCMOS Power Amplifier....869
Guojun Liu(Shanghai Huahong Grace Semiconductor Manufacturing Corporation)

P1-24  
A Novel Oscillator-Based TRNG for Smart IC Card....873
Xiaoyan Jia, Liji Wu, Beibei Wang, Xiangmin Zhang(Tsinghua National Laboratory for Information Science and Technology Institute of Microelectronics, Tsinghua University)

P1-25  
A 20μW Dual-Channel Analog Front-End in 65nm CMOS for Portable ECG Monitoring System....877
Shuo Li, Nan Qi, Zhiliang Hong (State Key Laboratory of ASIC & System, Fudan University), Vahid Behravan(School of EECS, Oregon State University), Patrick Y. Chiang(State Key Laboratory of ASIC & System, Fudan University, School of EECS, Oregon State University)

P1-26  
Low Noise Design of 32-channel snapshot X-ray Readout IC....881
Dan Liu, Feng Gao, Liguang Hao(The First Research Institute of Ministry of Public Security)

P1-27  
Design of A Novel High-accuracy LED Driving Chip....885
Guangfa Si, Yongsheng Yin, Honghui Deng(Institute of VLSI design, Hefei University of Technology)

P1-28  
A High PSR SOI Current-mode Bandgap Reference....889
Junli Sheng, Bingjian Jiang, Zhangwen Tang(ASIC & System State Key Laboratory, Fudan University)

P1-29  
An Overview of Soft-Switching Technique for Flyback Converters....893
Xiaofei Chen, Xiaorui Liu, Yingjie Zhang, XueCheng Zou(School of Optical and Electronic Information, Huazhong University of Science and Technology), Shuangxi Lin(School of Electrical and Information Engineering, Wuhan Institute of Technology)
P1-30 A Hall Sensor Microsystem for Current Measurement Used in Watt-hour Meter...897
Wenhao Xu, Xunhua Guo, Guoxing Wang (School of Microelectronics, Shanghai Jiao Tong University), Jinling Chen (Wasion Group Limited)

P1-31 An Area-Efficient 10-bit Two-Stage DAC for Active Matrix Organic Light-Emitting Diodes Display Drivers....901
Zunkai Huang, Yiling Ding, Li Tian, Qi Zhang, Hui Wang, Songlin Feng (Shanghai Advanced Research Institute, Chinese Academy of Sciences)

P1-32 Energy-efficient and area-efficient switching scheme for SAR ADCs....905
Dongsheng Liu, Weila Lei, Yin Liu, Lun Li (School of Optical and Electronic Information, Huazhong University of Science & Technology)

P1-33 A 6b 2b/cycle SAR ADC beyond 1GS/s with Hybrid DAC Structure and Low Kickback Noise Comparators....909
Long Zhao, Chenxi Deng, Yuhua Cheng (Shanghai Research Institute of Microelectronics, Peking University, College of EECS, Peking University)

P1-34 A 6bit 4GS/s Current-steering Digital-to-Analog Converter in 40nm CMOS with Adjustable Bias and DFT Block....913
Long Zhao, Yuhua Cheng (Shanghai Research Institute of Microelectronics, Peking University, College of EECS, Peking University), Ji He (Shanghai Research Institute of Microelectronics, Peking University)

P1-35 Research of Segmented 8bit Voltage-Mode R-2R Ladder DAC....917
Wei Xu, Runxi Zhang (Institute of Microelectronics Circuit & System, East China Normal University), Chunqi Shi (Institute of Microelectronics Circuit & System, East China Normal University, Shanghai Key Laboratory of Multidimensional Information Processing)

P1-36 A 20MHz BW 35fJ/conv. Continuous-Time ΣΔ Modulator with Single-Opamp Resonator Using Finite GBW Compensation Method....921
Zemin Feng, Jingjing Wang, Chixiao Chen, Jun Xu, Junyan Ren (State Key Laboratory of ASIC and Systems, Fudan University)

P1-37 100MS/s 9-bit 0.43mW SAR ADC with Custom Capacitor Array....925
Jingjing Wang, Rongjin Xu, Chixiao Chen, Fan Ye, Jun Xu, Junyan Ren (State-key Laboratory of ASIC and system, Fudan University)

P1-38 Adaptive Semiblind Background Calibration of Timing Mismatches in an M-Channel Time-Interleaved Analog-to-Digital Converter....929
Sujuan Liu, Haixiao Ma, Jiashuai Cui (School of Electronic Information and Control Engineering, Beijing University of Technology)

XXXIX
P1-39  A 0.4V 53dB SNDR 250 MS/s Time-Based CT ΔΣ Analog to Digital Converter....933
Hung-Kai Chen, Wei-Zen Chen(Institute of Electronics, National Chiao Tung University), Zhiyuan Ren(School of Telecommunications Engineering, Xidian University)

P1-40  A Calibration Technique for SAR ADC Based on Code Density Test....937
Xian Gu, Xiuju He, Fule Li(Institute of Microelectronics, Tsinghua University)

P1-41  A 10-bit DAC with 2.9-μV Low Frequency Noise for High Performance MEMS Capacitive Accelerometer Application....941
Quan Sun, Min Qi, Liang Tang, (Institute of Acoustics, Chinese Academy of Science)  Yi Gu, Donghai Qiao (SooChow University, SooChow, P.R. China)

P1-42  A 125KHz Low Frequency Power Recovery Circuit for Battery-less TPMS SoC....945
Yi Wang, Liji Wu, Zhiyuan Tu, Xiangmin Zhang (Tsinghua National Laboratoryfor Information Science and Technology Institute of Microelectronics, Tsinghua University), Wen Jia(Research Institute of Tsinghua University in Shenzhen)

P1-43  A Voltage Doubling AC-DC Converter with Offset-Controlled Comparators for Piezoelectric Energy Harvester....949
Lianxi Liu, Wei Tu, Junchao Mu, Zhangming Zhu, Yintang Yang (School of Microelectronics, Xidian University)

P1-44  A Novel Stack Package Solution of AC-DC Chip for High-Power Density Adapters....953
Jiaxing Wei, Jianfeng Wang, Ning Wang, Siyang Liu, Weifeng Sun (National ASIC System Engineering Research Center, Southeast University)

P1-45  A Novel Start-up Circuit for boost DC-DC Converter with Synchronous Power-switch Current-limit....957
Yanming Li, Hao Zhang, Hong Chai, Kaikai Wu, Changbao Wen(School of Electronic and Control Engineering, Chang’an University)

P1-46  A Novel Adaptive CMOS Low-dropout Regulator with 3A Sink/Source Capability....960
Yan Yang(Institute of Microelectronics, Chinese Academy of Sciences, School of Telecommunication Engineering, Chengdu University of Information Technology), Qi Wang, Yu Wang, Liyin Fu, Zongliang Huo(Institute of Microelectronics, Chinese Academy of Sciences)

P1-48  Tunable Voltage-Mode Four Inputs Universal Biquad Using Three DVCCs....964
Jian-Wei Horng, Tung-Hsien Chan, Toung-Yi Li (Department of Electronic Engineering, Chung Yuan Christian University)

P1-49  A 8.1 mW 0.1–2 GHz inductorless CMOS LNTA for software-defined radio applications....968
Benqing Guo, Jun Chen, Yao Wang, Haiyan Jin, Guangjun Wen (Centre for RFIC and System Technology, School of Communication and Information Engineering, University of Electronic Science and Technology of China)
P1-50  Analysis and Design of a High Linearity Quadrature Demodulator Based on SiGe BiCMOS Process....972
Yadi Guo, Renyuan Chang, Jun Fu, Baoyong Chi, Yudong Wang(Department of Microelectronics, Tsinghua University)

P1-51  A 2.4GHz Low Noise High Linearity RF Front-end Design....976
Zhijian Chen, Min Cai, Ken Xu, Weiguo Zheng(School of Electronic and Information Engineering, South China University of Technology)

P1-52  A 0.1-1.5G SDR Transmitter with Two-Stage Harmonic Rejection Power Mixer in 65-nm CMOS....980
Bing Lyu, Yun Yin, Xiaobao Yu, Baoyong Chi(Institute of Microelectronics, Tsinghua University)

P1-53  Self-recovering Short-circuit Protection Circuit for RF Class-D Power Amplifier....984
Zheng Sun, Wei Ding, Yong Xu, Ying Huang(Institute of Communication Engineering, PLA UST), Guangyan Ma(Institute of Field Engineering, PLA UST), Yuanliang Wu(Institute of Communication Engineering, PLA UST)

P1-54  An Automatic DC-Offset Cancellation Method and Circuit for RF Transceivers....988
Ken Xu(School of Electronic and Information Engineering, South China University of Technology, Rising Micro Electronics Co., Ltd.), Min Cai, Xiaoyong He, Zhijian Chen, Weiguo Zheng(School of Electronic and Information Engineering, South China University of Technology)

P1-55  A 2.4 GHz two-point Δ-Σ modulator with gain calibration and AFC for WPAN/BAN applications....992
Chao Yang, Shaoquan Gao, Jingjing Dong, Hanjun Jiang, Woogeun Rhee, Zhihua Wang(Institute of Microelectronics, Tsinghua University)

P1-56  A Wide Range PWM Signal Frequency Converter With the Identical Duty Cycle....996
Jiangping He(Department of Microelectronics, University of Electronic Science and Technology of China), Jiang Sun(Southwest Jiaotong University), Bo Zhang(Department of Microelectronics, University of Electronic Science and Technology of China)

P1-57  A 10b, 0.7ps Resolution Coarse-Fine Time-to-Digital Converter in 65nm CMOS using a Time residue Amplifier....1000
Jiyu Chen(Shenzhen Graduate School, Peking University, Institute of Microelectronics, Peking University), Song Jia, Yuan Wang(Institute of Microelectronics, Peking University)

P1-58  A PVT-insensitive all digital CMOS time-to-digital converter based on looped delay-line with extension scheme....1004
Siliang Hua, Donghui Wang(Key Laboratory of Information Technology for Autonomous Underwater Vehicles, Chinese Academy of Sciences), Leiou Wang(Key Laboratory of Information Technology for Autonomous Underwater Vehicles, Chinese Academy of Sciences, University of Chinese Academy of
A CMOS Charge Pump with Dual Compensation Amplifiers for Phase-Locked Loops Synthesizer....1008
Litong Nie, Zhigong Wang, Lu Tang, Junliang Wang (Institute of RF- & OE-ICs,Southeast University), Luosi Gao (College of Electronics,Nanjing University of Posts and Telecommunications)

Algorithms Based on All-Digital Phase-Locked Loop for Fast-locking and Spur Free....1012
Wei Xu , Wei Li(State Key Laboratory of ASIC and Systems, Fudan University)

A 1-V 5.2-5.7 GHz Low Noise Sub-Sampling Phase Locked Loop in 0.18 μm CMOS....1016
Jincheng Yang, Zhao Zhang,Peng Feng, Liyuan Liu, Nanjian Wu(State Key Laboratory of Super Lattice and Microstructures, Chinese Academy of Sciences)

A novel clock synchronizer for low-voltage clock distribution network....1020
Chong Lu(SYSU-CMU Shunde International Joint Research Institute, Sun Yat-sen University, School of Information Science and Technology, Sun Yat-sen University), Zhikui Duan(School of Information Science and Technology, Sun Yat-sen University), Yi Ding(School of Computer Science and Technology, Hunan University of Arts and Science), Hongzhou Tan(SYSU-CMU Shunde International Joint Research Institute, Sun Yat-sen University, School of Information Science and Technology, Sun Yat-sen University)

A Reference-Less All-Digital Burst-Mode CDR with Embedded TDC....1024
Mengyin Jiang,Yuan Wang, Baoguang Liu, Yuequan Liu, Song Jia, Xing Zhang(Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University)

Four-bit Transient-to-Digital Converter with a Single RC-Based Detection Circuit for System-Level ESD Protection....1028
Nan Han, Yuan Wang, Guangyi Lu, Jian Cao, Xing Zhang(Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University)

An Asynchronous Delay Line TDC for ADPLL in 0.13um CMOS....1032
Chunhui Li, Lei Ma, Junhui Xiang, Hao Min(ASIC & System State Key Laboratory, AUTO-ID Laboratory of Fudan University)

Analysis and design of quickly starting crystal oscillator....1036
Weiguo Zheng, Min Cai, Xiaoyong He, Ken Xu, Zhijian Chen(School of Electronics and Information, South China University of Technology)

Low Voltage Adaptive Delay Clock Buffer Design....1040
Yafei Liu, Xiangyu Li(Institute of Microelectronics, Tsinghua University)
P1-68  A New Reading Scheme for Multitime Programmable (MTP) Memory Cells....1044  
Cong Li, Jiancheng Li, Wenzhao Li, Shunjiang Xu, Yaling Chen(School of Electronic Science and Engineering, National University of Defense Technology)

P1-69  Design and Implementation of Precise Measuring Method for the Access Time of Embedded Memory....1048  
Yuqing Hu, Lijun Zhang, Youzhong Li, Qixiao Zhang, Erliang Li, Wei Jiang(School of urban rail transportation, Soochow University)

P1-70  Impacts of External Magnetic Field and High Temperature Disturbance on MRAM Reliability Based on FPGA Test Platform....1052  
Kai Yang, Yanqing Zhao, Jianguo Yang, Xiaoyong Xue, Yinyin Lin(ASIC and System State Key Lab, Fudan University), Jun-Soo Bae(Semiconductor R & D Center, Samsung Electronics Co., Ltd)

P1-71  Design and testing of CMOS compatible EEPROM....1056  
Haibin Yin, Xiaohong Peng(VLSI and System Lab, Beijing University of Technology), Peiyuan Wan(Beijing Embedded System Key Lab, Beijing University of Technology), Jinhui Wang(VLSI and System Lab, Beijing University of Technology, Department of Electrical and Computer Engineering, North Dakota State University), Ligang Hou(VLSI and System Lab, Beijing University of Technology)

P1-72  Data pre-emphasis based retention reliability enhance scheme for MLC NAND Flash memories....1060  
Haozhi Ma, Zhongyi Gao(Institute of Microelectronics of the Tsinghua University), Liyang Pan, Jun Xu(Institute of Microelectronics of the Tsinghua University, Tsinghua National Laboratory for Information Science and Technology)

P1-73  Novel CMOS Technology Compatibile Nonvolatile on-chip Hybrid Memory....1064  
Zezhong Yang, Jinhui Wang(VLSI and System Lab, Beijing University of Technology, Department of Electrical and Computer Engineering, North Dakota State University), Ligang Hou(VLSI and System Lab, Beijing University of Technology), Na Gong(Department of Electrical and Computer Engineering, North Dakota State University)

P1-74  Reusable IO Technique for Improved Utility of IC Test Circuit Area....1068  
Junteng Zhang, Jinhui Wang, Ligang Hou(VLSI and System Lab, Beijing University of Technology), Na Gong(Dept. of Electrical and Computer Engineering, North Dakota State University)

Post Session (II)

P2-01  A TSV Repair Method for Clustered Faults....1073  
Shijie Zhang, Xiaole Cui,Qiang Zhang, Yufeng Jin(Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School)
P2-02  Post-Bond Test for TSVs using Voltage Division....1077
Bingqiang Jing, Xiaole Cui, Yalin Ran, Yufeng Jin(Key lab of Integrated Microsystems, Peking University Shenzhen Graduate School)

P2-03  An Effective Analytical 3D Placer in Monolithic 3D IC Designs....1081
Yande Jiang, Chang Liu, Yang Guo(Institute of Microelectronics, National University of Defense Technology) Xu He(Institute of Microelectronics, National University of Defense Technology, Department of Computer Science and Engineering, The Chinese University of Hong Kong)

P2-04  The data Retention Improvement with 2T Structure OTP on 0.18um CMOS Technology....1085
Guanyu Chen, Feng Lin, Yongliang Gao, Chunxu Li, Duowu Wen, Zhe Zhang(CSMC Technologies Corporation Wuxi)

P2-05  Fault Detection and Redundancy Design for TSVs in 3D ICs....1089
Sai Hu, Qin Wang, Zheng Guo, Jing Xie, Zhigang Mao(Dept of Micro/nano-electronics, Shanghai Jiao Tong University)

P2-06  A Crosstalk Avoidance Scheme Based on Re-layout of Signal TSV....1093
Jiayi Hu, Qin Wang, Jianfei Jiang, Jing Xie, Zhigang Mao(Department of Microelectronics and Nanoscience, Shanghai Jiao Tong University)

P2-07  A New Intrinsic Parameter Extraction Approach for Small-Signal Model of AIGaN/ GaN Devices....1097
Linghan Zhang, Yunzhou Wang, Yicong Liu, Xusheng Tang (School of Information Science and Engineering, Southeast University)

P2-09  The Compact Vth Model for Biaxial Strained Si NMOSFET....1101
Yin Shujuan(The college of science, Beijing Information Science and Technology University)

P2-10  Design of Explicit-pulse Generators with CNTFET....1105
Wang Qian, Wang Pengjun, Gong Daohui(Institute of Circuits and Systems, Ningbo University)

P2-11  Fabrication of 3.1kV/10A 4H-SiC Junction Barrier Schottky Diodes....1109
Chengsen Wang, Yidong Shen(JieJie Microelectronics) Hao Yuan, Xiaoyan Tang, Renxu Jia, Yuming Zhang, Yimen Zhang(School of Microelectronics, Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices,Xidian University) Qingwen Song(School of advanced materials and nanotechnology, Xidian University)

P2-12  Analytical Models for Threshold Voltage, Drain Induced Barrier Lowering Effect of Junctionless Triple-Gate FinFETs....1112
Guangxi Hu, Shuyan Hu, Jianhua Feng, Ran Liu, Lingli Wang, Lirong Zheng(State Key laboratory of ASIC and system, School of Information Science and Technology,Fudan University)

P2-13  A novel SCR-LDMOS for high voltage ESD protection....1116
Deng Jing, Chen Xingbi (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China)

P2-14 Design consideration of uni-traveling carrier photodiode: influence of doping profile and buffer layer....1120
Yang Li, Hang Zhou (The School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Peking University) Pengfei Xu, Yujie Chen, Yanfeng Zhang, Siyuan Yu (State Key Laboratory of Optoelectronic Materials and Technologies, School of Microelectronics, Sun Yat-sen University)

P2-15 Deep Trench Junction Termination Employing Variable-K Dielectric for High voltage Devices....1124
Huan Li, Xingbi Chen (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology)

P2-16 Investigation of Line Tunnel Field Effect Transistor with Ge/Si Heterojunction....1128
Shuqin Zhang, Chunsheng Jiang, Libin Liu, Jing Wang, Jun Xu (Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics Tsinghua University)

P2-17 Investigation of Self-heating Effect in SOI tunnel Field-effect Transistor....1132
C. Qian, Mao-Lin Shi, Lin Chen, Q. Q. Sun, Peng Zhou, S. J. Ding, D. W. Zhang (State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University)

P2-18 Performance evaluation and Influence of Device Parameters on Threshold Voltage of Dual-material Strained Gate-all-around MOSFET....1136
Yefei Zhang, Zunchao Li, Qingzhi Meng, Yunhe Guan, Dongxu Luo (Department of Microelectronics, Xi’an Jiaotong University)

P2-19 Using GIDL mechanism for Low-Power Consumption and Data Retention Time Improvement in a Double-Gate Nanowire TFT 1T-DRAM with Fin-Gate and Pillar-Body Structure....1140
Wei-Han Lee, Jyi-Tsong Lin, Yu-Chun Wang, Po-Hsieh Lin, Chien-Chia Lai, Yong-Huang Lin, Tin-Chun Chang (Dept. of Electrical Engineering, National Sun Yat-Sen University)

P2-20 An Iterative Synthesis Method For Timing-driven Design....1144
Zhang Jie, Jin Lin (IC Design Center, CETC No.38 Research Institute)

P2-21 A Peak Power Optimization Scheduling Algorithm for Single Cycle Operations and Multi-cycle Operations....1147
Sun Qiang (Engineering college Mudanjiang Normal University)

P2-22 A Timing Failure Tolerance Design with In-Field Simultaneous Error Detection and Correction....1151
Ziyi Hao (Institute of VLSI Design, Zhejiang University) Xiaoyan Xiang, Chen Chen, Jianyi Meng (Department of Microelectronics, Fudan University)

P2-23 A Simple Semi-analytical Parameter Extraction Method for 40nm Gate-length MOSFET....1155

XLV
Panpan Yu, Ying Zhou, Jianjun Gao(School of Information Science and Technology, East China Normal University) Ling Sun(Jiangsu Key Laboratory of ASIC Design, Nantong University)

P2-24 SPICE Model for Dual-Extended Memristor....1159
Zhiyuan Li, Qingkun Li(School of Electronic Engineering, Heilongjiang University, Post-doctoral Mobile Stations of Electronic Science and technology, Heilongjiang University) Dianzhong Wen(School of Electronic Engineering, Heilongjiang University)

P2-25 PS-BloTAM: Pre-Sampling based Architecture-level Temperature Analysis Methodology....1163
Zou Tian, Luo Zuying(Department of Information and Science Technology, Beijing Normal University)

P2-26 An Automatic Translation and Parallelization System for General Purpose Reconfigurable Processor....1167
Fenghui Tian, Weiguang Sheng, Weifeng He(Department of Micro-Nano Electronics, School of Electronic Information and Electronic Engineering, Shanghai Jiao Tong University)

P2-27 A High Performance Parallel VLSI Design of Matrix Inversion....1171
Kun Wang, Li Li, Feng Han, Hongbing Pan, Fan Feng, Xiao Yu(School of Electronic Science and Engineering, Nanjing University)

P2-30 An FPGA acceleration system of exact helical CBCT image reconstruction....1175
Yan Zhang, Qi Fang, Robert K.F. Teng, Lun Gao(Shenzhen Graduate School, Harbin Institute of Technology, California State University, Shenzhen University)

P2-31 FPGA Bitstream Compression and Decompression based on LZ77 Algorithm and BMC Technique....1179
Yuanpei Gao, Haijiang Ye, Jian Wang, Jinmei Lai(State Key Laboratory of ASIC and System, Fudan University)

P2-32 FPGA logic design of SATA3.0 physical layer....1183
Zong Yang, Hui Xu, Nan Li, Zhaolin Sun(Electronic science and engineering, National University of Defense and Technology)

P2-33 A High-Efficient Floating Point Coprocessor for SPARC Leon2 Embedded Processor....1187
Chen Zhao, Kuizhi Mei, Fei Wang, Nanning Zheng(Institute of Artificial Intelligence and Robotics, Xi’an Jiaotong University)

P2-34 Performance Analysis of On-chip Bufferless Router with Multi-ejection Ports....1191
Chaochao Feng(School of Computer, National University of Defense Technology, Department of Electronic Systems, Royal Institute of Technology) Zhuofan Liao(School of Computer and Communication Engineering, Changsha University of Science & Technology) Zhonghai Lu, Axel Jantsch(Department of Electronic Systems, Royal Institute of Technology) Zhenyu Zhao(School of Computer, National University of Defense Technology)
P2-35  A Deterministic Optimal Task Migration Algorithm Design in NoC-based Multi-core System....1195
Fangfa Fu, Jun Liao, Tao Li, Jinxiang Wang(Microelectronics Center, Harbin Institute of Technology)

P2-36  A Dynamic and Low Latency Wireless NoC Architecture....1199
Yiyou Chen, Xiang Ling, Jianhao Hu(National Key Lab of Science and Technology on Communications, University of Electronic Science and Technology of China)

P2-37  A Routing Algorithm for Network-on-Chip with Self-Similar Traffic....1202
Wei Ni, Zhenwei Liu(Institute of VLSI Design, Hefei University of Technology)

P2-38  A near threshold error resilient processor based on dynamic timing error prediction and Within-a-Cycle timing error correction....1206
Taotao Zhu(Institute of VLSI Design, Zhejiang University) Xiaoyan Xiang, Chen Chen, Jianyi Meng(Department of Microelectronics, Fudan University)

P2-39  A Low Power and High Speed CAM Design Using Pulsed Voltage for Search-Line....1210
Song Jia, Weiting Li, Wenyi Tang, Yuan Wang(Institute of Microelectronics, Peking University)

P2-40  An Energy-Efficient Microprocessor Using Multilevel Error Correction for Timing Error Tolerance....1214
Sheng Wang(Institute of VLSI Design, Zhejiang University) Xiaoyan Xiang, Chen Chen, Jianyi Meng(Department of Microelectronics, Fudan University)

P2-41  Performance Analysis for Matrix-Multiplication Based on an Heterogeneous Multi-core SoC....1218
Yukun Song, Rui Jiao, Duoli Zhang, Dongxue Gao (Institute of VLSI Design, Hefei University of Technology)

P2-42  Design of Low-Power FinFET-Based TCAMs with Unevenly-Segmented Matchlines for Routing Table Applications....1222
Meng-Chou Chang, Kai-Lun He (Department of Electronic Engineering National Changhua University of Education)

P2-43  Realization of Intelligent Optimization Algorithm on IP Cores Partition for NoC Testing....1226
Yunhui Ling, Fang Liu, Ying Zhang (College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics)

P2-44  Lateral Asynchronous and Vertical Synchronous 3D Network on Chip with Double Pumped Vertical Links....1230
Yuxiang Fu, Li Li, Huang Zhang, Hongbing Pan, Feng Han, Kun Wang (Institute of VLSI Design, School of Electronic Science & Engineering, Nanjing University)

P2-45  A SRAM-Saving Two-Stage Storage Strategy for the Coefficients Memories in HEVC encoders....1234
Leilei Huang, Wei Cheng, Xiaoyang Zeng, Yibo Fan (Department of Microelectronics, Fudan University)

P2-46 A High-Sensitivity ASK Demodulator for Passive UHF RFID Tags with Automatic Voltage Limitation and Average Voltage Detection....1238
Li Yang, Lei Cai, Miaoxia Zheng (School of Physics and Optoelectronics Engineering, Xiangtan University), Jiancheng Li, Jian Li (School of Electronic Science and Engineering, National University of Defense Technology), Minghua Tang (School of Material Science and Engineering, Xiangtan University)

P2-47 High Performance Protocol Converters for Two Phase Quasi-Delay Insensitive System-Level Communication....1242
Yao Peng, Xiaofei Qi (School of Information Science and Technology, Northwest University), Yanfei Yang (School of College of Science, Xi'an Polytechnic University)

P2-48 Functional Coverage-Driven UVM-based UART IP Verification....1246
Wei Ni, Xiaotian Wang (Institute of VLSI Design, Hefei University of Technology)

P2-49 Research of Reusability Based on UVM Verification....1250
Wei Ni, Jichun Zhang (Institute of VLSI Design, Hefei University of Technology)

P2-50 A Flexible HEVC Intra Mode Decision Hardware for 8kx4k Real Time Encoder....1254
Yanheng Lu, Wei Cheng, Leilei Huang, Xiaoyang Zeng, Yibo Fan (Department of Microelectronics, Fudan University)

P2-51 A Dynamic Reprogramming Scheme to Enhance the Reliability of RRAM....1258
Zhongyuan Xiang, Feng Zhang (Institute of Microelectronics of Chinese Academy of Sciences)

P2-52 I/Q Imbalance Estimation in OFDM Systems....1262
Xuerong Zhou, Xiangyan Xue, Fan Ye, Junyan Ren (State-Key Laboratory of ASIC and System, Fudan University)

P2-53 A New Method for Demodulation of FSK Signal with Severe Impulse Interference....1266
Heyi Hu, Chun Zhang, Yongming Li (Department of Microelectronics and Nanoelectronics, Tsinghua University)

P2-54 Design and Implementation of a MAC Protocol for a Wearable Monitoring System on Human Body....1270
Ning Li, Ke Lin, Shanshan Yong, Xiaofei Chen, Xinan Wang (The Key Lab of Integrated Microsystems Peking University Shenzhen Graduate School), Xing Zhang (Institute of Microelectronics, Peking University)

P2-55 Design and Implementation of a Body Monitoring Baseband System for Human Body Communication....1274

XLVIII
Xiaofei Chen, Bo Wang, Ke Lin, Ning Li, Chen Chen, Haibin Shao, Xin-An Wang (The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School)

P2-56 An Automatic Software/Hardware Verification Platform Prototype for Reconfigurable Audio Algorithm in Media SoC....1278
Zheng Zheng, Xianan Wang, Zhaoyang Guo (The Key Lab of IMS, School of ECE, Peking University Shenzhen Graduate School), Guoxing Zhang (Shenzhen Micro & Nano Research Institute of IC and System Applications)

P2-57 Network-Coding-Based Distributed Relay Scheme for PLC Networks....1282
Jiaan Dai, Xiaofang Zhou (State Key Lab of ASIC & System, Fudan University), Linshan Zhang (Yunnan Electric Power Science Test & Research Institute Group Co., Ltd), Gerald E. Sobelman (Department of Electrical and Computer Engineering, University of Minnesota)

P2-58 Design of a High Parallelism High Throughput HSPA+ Turbo Decoder....1286
Jieqiong Cheng, Qingqing Yang, Xiaofang Zhou (State Key Lab of ASIC & System, Fudan University)

P2-59 A Lifting-based 2-D Discrete Wavelet Transform Architecture for Data Compression of Bio-potential Signals....1290
Yi Ren, Jun Han, Zhiyi Yu, Sizhong Xuan, and Xiaoyang Zeng, (State Key Lab of ASIC and System, Fudan University)

P2-60 Generation of Low Power Testing based on Novel SIC Sequences....1294
Bei Cao (Electronic Science and Technology Post-Doctoral Research Center, Heilongjiang University, Developing Key Laboratory of Sensing Technology and Systems in Cold Region of Heilongjiang Province and Ministry of Education, Heilongjiang University), Zhiyuan Li, Dianzhong Wen (Electronic Science and Technology Post-Doctoral Research Center, Heilongjiang University)

P2-62 An Improved FFT Architecture Optimized for Reconfigurable Application Specified Processor....1298
Feng Han, Li Li, Kun Wang, Fan Feng, Hongbing Pan, Dong Yu (School of Electronic Science and Engineering, Nanjing University)

P2-63 Design of Energy Efficient LDPC Decoders with Low-Voltage Strategy....1302
Jianing Su (Advanced Circuit and System Lab, Suzhou Institute of Nano-tech and Nano-Bionics, Chinese Academy of Sciences), Jun Han (ASIC & System State Key Lab, Department of Microelectronics, Fudan University)

P2-64: An Enhanced Decoder for Multiple-Bit Error Correcting BCH Codes....1306
Hupo Wei, Xiaole Cui, Qiang Zhang, Yufeng Jin (Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School)

P2-65 Biased MMSE Soft-Output Detection Based on Conjugate Gradient in Massive MIMO....1310
Jiangyun Zhou, Jianhao Hu, Jienan Chen, Shuaining He (National Key Lab. of Communications
P2-66  A Viterbi Decoder for UHF RFID Digital Baseband....1314
He Wang, Xi Tan, Junyu Wang (State Key Laboratory of ASIC & System, Fudan University), Feng Chen, Chao Wang (Information Center of China State Food and Drug Administration (CFDA))

P2-67  A Countermeasure for Power Analysis to Scalar Multiplication of ECC Hardware....1318
Lifei Liu, Xiaole Cui, Yalin Ran (Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School), Xiaoxin Cui (Institute of Microelectronics, Peking University)

P2-69  A ECC Crypto Engine based on Binary Edwards Elliptic Curve for Low-cost RFID Tag Chip....1322
Cheng Wu, Fan Yang, Xi Tan, Junyu Wang (State Key Laboratory of ASIC & System, Fudan University), Chao Wang, Feng Chen (Information Center of China State Food and Drug Administration (CFDA))

P2-70  Exploration for Energy-Efficient ECC Decoder of WBAN....1326
Tianchan Guan, Jun Han, Xiaoyang Zeng (State Key Laboratory of ASIC & System, Fudan University)

P2-71  A low-cost SoC implementation of AES algorithm for bio-signals....1330
Zhicheng Xie, Jun Han, Jianwei Yang, Lijun Zhou, Xiaoyang Zeng (State Key Laboratory of ASIC & System, Fudan University)

P2-72  Comprehensive Study on Higher Order Radix RSA Cryptography Engine....1334
Tsukasa Ikeda, Makoto Ikeda (EEIS, Graduate School of Engineering, The University of Tokyo)

P2-73  Study and Implementation of Cluster Hierarchical Memory System of Multicore Cryptographic Processor....1338
Junwei Li, Zibin Dai, Wei li, Tao Chen, Yufei Zhu (Department of Microelectronics, Zhengzhou Institute of Information Science and Technology)