2016 IEEE International High Level Design Validation and Test Workshop (HLDVT 2016)

Santa Cruz, California, USA
7 – 8 October 2016
# Table of Contents

## Session 1: Assertions and Properties

### Synthesizable SVA Protocol Checker Generation Methodology based on TDML and VCD File Formats

Mohamed O. Kayed, Mohamed Abdelsalam (Mentor Graphics, Cairo, Egypt) and Rafik Guindi (Nile University, Cairo, Egypt)

---

### Accelerating Assertion Assessment using GPUs

Jason G. Tong (McGill University, Montreal, Quebec, Canada), Marc Boulé (École de Technologie Superieure, Montreal, Quebec, Canada) and Željko Zilic (McGill University, Montreal, Quebec, Canada)

---

### Control-Flow Guided Clause Generation for Property Directed Reachability

Xian Li and Klaus Schneider (University of Kaiserslautern, Germany)

## Session 2: Behavioral Modeling and Specification

### Log2model: Inferring Behavioral Models from Log Data

Kasper S. Luckow (Carnegie Mellon University Silicon Valley, Mountain View, CA, USA) and Corina S. Păsăreanu (NASA Ames Research Center, Mountain View, CA, USA)

---

### Formal Semantics of Behavior Specifications in the Architecture Analysis and Design Language Standard

Löic Besnard, Thierry Gautier, Clément Guy, Jean-Pierre Talpin (INRIA & IRISA), Brian R. Larson (KSU) and Étienne Borde (Telecom ParisTech)

---

### Specification by Existing Design plus Use-Cases

Yusuke Kimura and Masahiro Fujita (The University of Tokyo, Tokyo, Japan)

## Special Session 1: High-Level Modeling and Verification of Automotive/Transportation Systems

### Design Centric Modeling of Digital Hardware

Johannes Schreiner (Infineon Technologies AG, Munich, Germany), Rainer Findenig (Infineon Technologies AG, Linz, Austria) and Wolfgang Ecker (Infineon Technologies AG, Munich, Germany)

---

### Design Space Exploration for Deterministic Ethernet-Based Architecture of Automotive Systems

Prachi Joshi, Vedahari Narasimhan Ganesan, Haibo Zeng (Virginia Tech, USA), Sandeep K. Shukla (IIT Kanpur, India), Chung-Wei Lin (Toyota InfoTech Center, USA) and Huafeng Yu (Boeing Research and Technology, USA)

---

### Fault Injection Ecosystem for Assisted Safety Validation of Automotive Systems

Sebastian Reiter, Alexander Viehl (FZI Forschungszentrum Informatik, Karlsruhe, Germany), Oliver Bringmann and Wolfgang Rosenstiel (Universität Tübingen, Germany)

---

### Modeling, Programming and Performance Analysis of Automotive Environment Map Representations on Embedded GPUs

Jörg Fickenscher, Oliver Reiche, Jens Schluumberger, Frank Hannig and Jürgen Teich (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany)
Keynote Talk

Cross-Layer Resilience: Are High-Level Techniques Always Better? ................................................................. 78
Jacob A. Abraham (University of Texas at Austin, USA)

Special Session 2: Medical Devices and Assisted Living: High-Level Design and Verification Approaches

Dynamic Service Synthesis and Switching for Medical IoT and Ambient Assisted Living ........................................ 79
Daniel Yunge, Sangyoung Park, Philipp Kindt (Technische Universität München (TUM)), Graziano Pravadelli (University of Verona, Italy) and Samarjit Chakraborty (Technische Universität München (TUM))

High-Level Modeling for Computer-Aided Clinical Trials of Medical Devices .................................................... 85
Houssam Abbas, Zhihao Jiang, Kuk Jin Jang, Marco Beccani (University of Pennsylvania, USA), Jackson Liang (Hospital of the University of Pennsylvania) and Rahul Mangharam (University of Pennsylvania, USA)

Brain-Computer Interface using P300: A Gaming Approach for Neurocognitive Impairment Diagnosis .................. 93
Daniela De Venuto, Valerio Francesco Annese, Giovanni Mezzina, Michele Ruta and Eugenio Di Sciascio (Politecnico di Bari, Italy)

Session 3: System Level Design and Simulation

A Segment-Aware Multi-Core Scheduler for SystemC PDES .................................................................................. 100
Guantao Liu, Tim Schmidt and Rainer Dömer (University of California, Irvine)

Automatically Adjusting System Level Designs after RTL/Gate-Level ECO ............................................................ 108
Qinhao Wang, Yusuke Kimura and Masahiro Fujita (University of Tokyo)

A Unifying Flow to Ease Smart Systems Integration .......................................................................................... 113
Michele Lora (University of Verona, Italy), Sara Vinco (Politecnico di Torino, Italy) and Franco Fummi (University of Verona, Italy)

Session 4: Advances in Formal Verification and Test Generation

Estimation of Formal Verification Cost using Regression Machine Learning ....................................................... 121
Eman El Mandouh (Mentor Graphics Corporation) and Amr G. Wassal (Cairo University, Egypt)

Hardware-in-the-Loop Model-Less Diagnostic Test Generation ........................................................................... 128
Sarmad Tanwir, Michael S. Hsiao (Virginia Tech, USA) and Loganathan Lingappan (Intel Corporation, USA)

Clock Domain Crossing Formal Verification: A Meta-Model .................................................................................. 136
Majid Kebaili (STMicroelectronics & Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble),
Jean-Christophe Brignone (STMicroelectronics) and Katell Morin-Allory (Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble)

Word-Level Traversal of Finite State Machines using Algebraic Geometry ......................................................... 142
Xiaojun Sun, Priyank Kalla (University of Utah, Salt Lake City, UT) and
Florian Enescu (Georgia State University, Atlanta, GA)

Special Session 3: High-Level Modeling and Verification of Biological Systems

Deciphering Cancer Biology using Boolean Methods .......................................................................................... 150
Subarna Sinha and David L. Dill (Stanford University, USA)
SyQUAL: A Platform for Qualitative Modelling and Simulation of Biological Systems ................................................. 155
Rosario Distefano (University of Verona, Italy), Nickolas Goncharenko (University of Toronto),
Franco Fummi, Rosalba Giugno (University of Verona, Italy), Gary D. Bader (University of Toronto), and
Nicola Bombieri (University of Verona, Italy)

High-Level Modeling and Verification of Cellular Signaling ................................................................. 162
Natasa Miskov-Zivanov (University of Pittsburgh, USA), Paolo Zuliani (Newcastle University, UK), Qinsi Wang,
Edmund M. Clarke (Carnegie Mellon University, USA) and James R. Faeder (University of Pittsburgh, USA)

Probabilistic Reachability Analysis of the Tap Withdrawal Circuit in Caenorhabditis elegans ................................. 170
Md. Ariful Islam, Qinsi Wang (Carnegie Mellon University, USA), Ramin M. Hasani, Ondrej Balún
(Vienna University of Technology), Edmund M. Clarke (Carnegie Mellon University, USA),
Radu Grosu (Vienna University of Technology) and Scott A. Smolka (Stony Brook University)

Formal Modeling of Biological Systems ........................................................................................................ 178
Qinsi Wang and Edmund M. Clarke (Carnegie Mellon University, USA)