
Porto Alegre, Brazil
3-7 December 2011
Table of Contents

Keynotes

Future Architectures will Incorporate HPUs ................................................................. i
Doug Burger

Life After Dennard and How I Learned to Love the Picojoule ..................................... ii
Steve Keckler

Race to Exascale: Challenges and Opportunities ..................................................... iii
Avinash Sodani

Session I: Best Paper Candidates A

Active Management of Timing Guardband to Save Energy in POWER7 ....................... 1
Charles R. Lefurgy, Alan J. Drake, Michael S. Floyd, Malcolm S. Allen-Ware, Bishop Brock, Jose A. Tierno, and John B. Carter

Bundled Execution of Recurring Traces for Energy-Efficient General Purpose Processing ................................................................. 12
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott A. Mahlke, and David I. August

Minimalist Open-page: A DRAM Page-mode Scheduling Policy for the Many-core Era ........ 24
Dimitris Kaseridis, Jeffrey Stuecheli, and Lizy Kurian John

Session II: Best Paper Candidates B

The NoX Router ............................................................................................................. 36
Mitchell Hayenga and Mikko H. Lipasti

A Systematic Methodology to Develop Resilient Cache Coherence Protocols ................ 47
Konstantinos Aisopos and Li-Shiuan Peh

Dataflow Execution of Sequential Imperative Programs on Multicore Architectures .......... 59
Gagan Gupta and Gurindar S. Sohi

Session III-A: NoCs

Towards the Ideal On-chip Fabric for 1-to-Many and Many-to-1 Communication ............. 71
Tushar Krishna, Li-Shiuan Peh, Bradford M. Beckmann, and Steven K. Reinhardt

Packet Chaining: Efficient Single-Cycle Allocation for On-Chip Networks .................... 83
George Michelogiannakis, Nan Jiang, Daniel Becker, and William J. Dally
Resilient Microring Resonator Based Photonic Networks ................................. 95
  Christopher J. Nitta, Matthew K. Farrens, and Venkatesh Akella

FeatherWeight: Low-cost Optical Arbitration with QoS Support ...................... 105
  Yan Pan, John Kim, and Gokhan Memik

Session III-B: Speculation

A New Case for the TAGE Branch Predictor .............................................. 117
  André Seznec

Identifying and Predicting Timing-Critical Instructions to Boost Timing Speculation ......................................................... 128
  Jing Xin and Russ Joseph

Idempotent Processor Architecture .......................................................... 140
  Marc de Kruijf and Karthikeyan Sankaralingam

Proactive Instruction Fetch ........................................................................ 152
  Michael Ferdman, Cansu Kaynak, and Babak Falsafi

Session IV-A: Energy Efficiency

QSCORES: Trading Dark Silicon for Scalable Energy Efficiency with Quasi-Specific Cores ................................................. 163
  Ganesh Venkatesh, Jack Sampson, Nathan Goulding-Hotta, Sravanthi Kota Venkata, Michael Bedford Taylor, and Steven Swanson

Pack & Cap: Adaptive DVFS and Thread Packing Under Power Caps .................. 175
  Ryan Cochran, Can Hankendi, Ayse K. Coskun, and Sherief Reda

Preventing PCM Banks from Seizing Too Much Power ................................... 186
  Andrew Hay, Karin Strauss, Timothy Sherwood, Gabriel H. Loh, and Doug Burger

CRAM: Coded Registers for Amplified Multiporting ..................................... 196
  Vignyan Reddy Kothinti Naresh, David J. Palframan, and Mikko H. Lipasti

Session IV-B: Multi-Core Programmability

ATDetector: Improving the Accuracy of a Commercial Data Race Detector by Identifying Address Transfer .......................... 206
  Jiaqi Zhang, Weiwei Xiong, Yang Liu, Soyeon Park, Yuanyuan Zhou, and Zhiqiang Ma

CoreRacer: A Practical Memory Race Recorder for Multicore x86 TSO Processors ................................................................. 216
  Gilles Pokam, Cristiano Pereira, Shiliang Ha, Ali-Reza Adl-Tabatabai, Justin Gottschlich, Jungwoo Ha, and Youfeng Wu

Manager-Client Pairing: A Framework for Implementing Coherence Hierarchies .............................................................. 226
  Jesse G. Beu, Michael C. Rosier, and Thomas M. Conte

TransCom: Transforming Stream Communication for Load Balance and Efficiency in Networks-on-Chip .................................. 237
  Ahmed H. Abdel-Gawad and Mithuna Thottethodi

Session V: Datacenters and Virtualization

Bubble-Up: Increasing Utilization in Modern Warehouse Scale Computers via Sensible Co-locations .................................. 248
  Jason Mars, Lingjia Tang, Robert Hundt, Kevin Skadron, and Mary Lou Soffa
System-Level Integrated Server Architectures for Scale-out Datacenters .......................... Sheng Li, Kevin Lim, Paolo Faraboschi, Jichuan Chang, Parthasarathy Ranganathan, and Norman P. Jouppi

Architectural Support for Secure Virtualization under a Vulnerable Hypervisor .................. Seongwook Jin, Jeongseob Ahn, Sanghoon Cha, and Jaehyuk Huh

Session VI-A: Exploiting Parallelism

Complementing User-Level Coarse-Grain Parallelism with Implicit Speculative Parallelism .......... Nikolas Ioannou and Marcelo Cintra

Hardware Transactional Memory for GPU Architectures .................................................. Wilson W. L. Fung, Inderpreet Singh, Andrew Brownsword, and Tor M. Aamodt

Improving GPU Performance via Large Warps and Two-Level Warp Scheduling ................ Veynu Narasiman, Michael Shebanow, Chang Joo Lee, Rustam Miftakhutdinov, Onur Mutlu, and Yale N. Patt

Session VI-B: Memory Technologies

Pay-As-You-Go: Low-Overhead Hard-Error Correction for Phase Change Memories ............... Moinuddin K. Qureshi

Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme .................. Zhenyu Sun, Xiuyuan Bi, Hai (Helen) Li, Weng-Fai Wong, Zhong-Liang Ong, Xiao Chun Zhu, and Wenhui Wu

A Resistive TCAM Accelerator for Data-Intensive Computing ......................................... Qing Guo, Xiaochen Guo, Yuxin Bai, and Engin Ipek

Session VII-A: Memory

A Register-file Approach for Row Buffer Caches in Die-stacked DRAMs ............................ Gabriel H. Loh

Parallel Application Memory Scheduling .............................................................................. Eiman Ebrahimi, Rustam Miftakhutdinov, Chris Fallin, Chang Joo Lee, José A. Joao, Onur Mutlu, and Yale N. Patt

Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning ........................................................ Sai Prashanth Muralidhara, Lavanya Subramanian, Onur Mutlu, Mahmut Kandemir, and Thomas Moscibroda

Session VII-B: Validation and Reliability

Accelerating Microprocessor Silicon Validation by Exposing ISA Diversity .......................... Nikos Foutris, Dimitris Gizopoulos, Mihalis Psarakis, Xavier Vera, and Antonio Gonzalez

Encore: Low-Cost, Fine-Grained Transient Fault Recovery ............................................... Shuguang Feng, Shantanu Gupta, Amin Ansari, Scott A. Mahlke, and David I. August

Formally Enhanced Runtime Verification to Ensure NoC Functional Correctness .................... Ritesh Parikh and Valeria Bertacco
Session VIII: Caches

Residue Cache: a Low-Energy Low-Area L2 Cache Architecture via Compression and Partial Hits
Soontae Kim, Jesung Kim, Jongmin Lee, and Seokin Hong

SHiP: Signature-based Hit Predictor for High Performance Caching
Carole-Jean Wu, Aamer Jaleel, Will Hasenplaugh, Margaret Martonosi, Simon C., Jr. Steely, and Joel Emer

PACMan: Prefetch-Aware Cache Management for High Performance Caching
Carole-Jean Wu, Aamer Jaleel, Margaret Martonosi, Simon C., Jr. Steely, and Joel Emer

Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches
Gabriel H. Loh and Mark D. Hill

Session IX: Compiler Support

A Compile-Time Managed Multi-Level Register File Hierarchy
Mark Gebhart, Stephen W. Keckler, and William J. Dally

SIMD Re-Convergence At Thread Frontiers
Gregory Diamos, Benjamin Ashbaugh, Subramaniam Maiyuran, Andrew Kerr, Haicheng Wu, and Sudhakar Yalamanchili

A Data Layout Optimization Framework for NUCA-Based Multicores
Yuanrui Zhang, Wei Ding, Mahmut Kandemir, Jun Liu, and Ohyoung Jang

Author Index