Table of Contents

The 23rd International Conference on Parallel Architectures and Compilation Techniques Organization ................................................................. x

The 23rd International Conference on Parallel Architectures and Compilation Techniques Additional Reviewers .......................................................... xiii

The 23rd International Conference on Parallel Architectures and Compilation Techniques Sponsors & Supporters .......................................................... xv

Keynote I

• Internet of Mobile Things: Challenges and Opportunities ................................................................. 1
  Klara Nahrstedt (University of Illinois at Urbana-Champaign)

Best Papers

• Virtues and Limitations of Commodity Hardware Transactional Memory ......................................... 3
  Nuno Diegues, Paolo Romano, Luis Rodrigues (Universidade de Lisboa)

• Cooperative Cache Scrubbing ............................................................................................................. 15
  Jennifer B. Sartor (Ghent University), Wim Heirman (Intel ExaScience Lab),
  Stephen M. Blackburn (Australian National University), Lieven Eeckhout (Ghent University),
  Kathryn S. McKinley (Microsoft Research)

• KLA: A New Algorithmic Paradigm for Parallel Graph Computations ........................................... 27
  Harshvardhan, Adam Fidel, Nancy M. Amato, Lawrence Rauchwerger (Texas A&M University)

• Tiling and Optimizing Time-Iterated Computations over Periodic Domains .................................. 39
  Uday Bondhugula, Vinayaka Bandishiti (Indian Institute of Science),
  Albert Cohen (INRIA & École Normale Supérieure),
  Guillain Potron (École Normale Supérieure and Indian Institute of Science), Nicolas Vasilache (Reservoir Labs)

Session 2A: Cache Hierarchies (I)

• ATCache: Reducing DRAM Cache Latency via a Small SRAM Tag Cache ...................................... 51
  Cheng-Chieh Huang, Vijay Nagarajan (University of Edinburgh)

• SpongeDirectory: Flexible Sparse Directories Utilizing Multi-Level Memristors .......................... 61
  Lunkai Zhang (Chinese Academy of Sciences & University of California, Santa Barbara),
  Dmitri Strukov, Hebatallah Saadelddeen (University of California, Santa Barbara),
  Dongrui Fan, Mingze Zhang (Chinese Academy of Sciences),
  Diana Franklin (University of California, Santa Barbara)

• EFetch: Optimizing Instruction Fetch for Event-Driven WebApplications ...................................... 75
  Gaurav Chadha, Scott Mahlke, Satish Narayanasamy (University of Michigan)

• XStream: Cross-core Spatial Streaming Based MLC Prefetchers for Parallel Applications in CMPS ........................................................................... 87
  Biswabandan Panda, Shankar Balachandran (Indian Institute of Technology)

Session 2B1: Parallelism Studies

• What Is the Cost of Weak Determinism? .............................................................................................. 99
  Cedomir Segulja, Tarek S. Abdelrahman (University of Toronto), Ehsan Fatehi, Paul V. Gratz (Texas A&M University)

• ILP and TLP in Shared Memory Applications: A Limit Study ......................................................... 113
  Ehsan Fatehi, Paul V. Gratz (Texas A&M University)
Session 2B2: Algorithms

- **Versatile and Scalable Parallel Histogram Construction** ............................................................ 127
  Wookeun Jung (Seoul National University), Jongsoo Park (Intel Corporation), Jaejin Lee (Seoul National University)

- **Bitwise Data Parallelism in Regular Expression Matching** .......................................................... 139
  Robert D. Cameron, Thomas C. Shermer, Arrvindh Shiriram, Kenneth S. Herdy, Dan Lin, Benjamin R. Hull, Meng Lin (Simon Fraser University)

Session 3A: GPUs (I)

- **Adaptive Heterogeneous Scheduling for Integrated GPUs** .......................................................... 151
  Rashid Kaleem (University of Texas at Austin), Rajkishore Barik, Tatiana Shpeisman, Brian T. Lewis, Chunling Hu (Intel Labs), Keshav Pingali (University of Texas at Austin)

- **Warp-Aware Trace Scheduling for GPUs** .......................................................... 163
  James A. Jablin (Brown University), Thomas B. Jablin (University of Illinois at Urbana-Champaign), Onur Mutlu (Carnegie Mellon University), Maurice Herlihy (Brown University)

- **CAWS: Criticality-Aware Warp Scheduling for GPGPU Workloads** ........................................ 175
  Shin-Ying Lee, Carole-Jean Wu (Arizona State University)

Session 3B: Transactional Memory

- **Invyswell: A Hybrid Transactional Memory for Haswell’s Restricted Transactional Memory** ........................................................................................................... 187
  Irina Calciu (Brown University), Justin Gottschlich, Tatiana Shpeisman, Gilles Pokam (Intel Labs), Maurice Herlihy (Brown University)

- **Consolidated Conflict Detection for Hardware Transactional Memory** ........................................ 201
  Lihang Zhao, Jeffrey Draper (University of Southern California)

- **DeSTM: Harnessing Determinism in STMs for Application Development** ................................ 213
  Kaushik Ravichandran, Ada Gavrilovska, Santosh Pande (Georgia Institute of Technology)

Session 4A: Energy Efficiency

- **PATS: Pattern Aware Scheduling and Power Gating for GPGPUs** .................................................. 225
  Qiumin Xu, Murali Annaram (University of Southern California)

- **Heterogeneous Microarchitectures Trump Voltage Scaling for Low-Power Cores** ...................... 237
  Andrew Lukefahr, Shruti Padmanabha, Reetuparna Das, Ronald Dreslinski Jr., Thomas F. Wenisch, Scott Mahlke (University of Michigan)

- **RCS: Runtime Resource and Core Scaling for Power-Constrained Multi-Core Processors** .......... 251
  Hamid Reza Ghasemi, Nam Sung Kim (University of Wisconsin, Madison)

Session 4B: Runtime Systems

- **Realm: An Event-Based Low-Level Runtime for Distributed Memory Architectures** .................. 263
  Sean Treichler, Michael Bauer, Alex Aiken (Stanford University)

- **kMAF: Automatic Kernel-Level Management of Thread and Data Affinity** ................................ 277
  Matthias Diener, Eduardo H. M. Cruz, Philippe O. A. Navaux (Federal University of Rio Grande do Sul), Anselm Busse, Hans-Ulrich Heiß (TU Berlin)

- **Shuffling: A Framework for Lock Contention Aware Thread Scheduling for Multicore Multiprocessor Systems** .......................................................... 289
  Kishore Kumar Pusukuri, Rajiv Gupta, Laxmi N. Bhuyan (University of California, Riverside)

Keynote II

- **Domain-Specific Models for Innovation in Analytics** ................................................................. 301
  Bob Blainey (IBM Software Group)
Session 5A1: Compiler Frameworks

- **OpenTuner: An Extensible Framework for Program Autotuning** .............................................303
  Jason Ansel, Shoaib Kam, Kalyan Veeramachaneni, Jonathan Ragan-Kelley, Jeffrey Bosboom,
  Una-May O'Reilly, Saman Amarasinghe (Massachusetts Institute of Technology)

- **Velociraptor: An Embedded Compiler Toolkit**
  for Numerical Programs Targeting CPUs and GPUs ..............................................................317
  Rahul Garg, Laurie Hendren (McGill University)

Session 5A2: Scheduling

- **Memory Scheduling Towards High-Throughput Cooperative Heterogeneous Computing** ............................................331
  Hao Wang, Ripudaman Singh (The University of Wisconsin-Madison),
  Michael J. Schulte (Advanced Micro Devices), Nam Sung Kim (The University of Wisconsin-Madison)

- **Bounded Memory Scheduling of Dynamic Task Graphs** ..........................................................343
  Dragos Sbirlea, Zoran Budimlic, Vivek Sarkar (Rice University)

Session 6A: Cache Hierarchies (II)

- **Trading Cache Hit Rate for Memory Performance** .................................................................357
  Wei Ding, Mahmut Kandemir, Diana Guttmann, Adwait Jog,
  Chita R. Das, Praveen Yedlapalli (The Pennsylvania State University)

- **Compiler Support for Selective Page Migration in NUMA Architectures** ..................................369
  Guilherme Piccoli (Unicamp), Henrique N. Santos, Raphael E. Rodrigues (UFMG),
  Christiane Pousa (ETH Zürich), Edison Borin (Unicamp), Fernando Magno Quintão Pereira (UFMG)

- **COLORIS: A Dynamic Cache Partitioning System Using Page Coloring** ...............................381
  Ying Ye, Richard West, Zhuoqun Cheng, Ye Li (Boston University)

Session 6B: Performance Tools and I/O

- **PEMOGEN: Automatic Adaptive Performance Modeling During Program Runtime** ..................393
  Arnaboy Bhattacharyya, Torsten Hoefler (ETH Zurich)

- **ArrayTool: A Lightweight Profiler to Guide Array Regrouping** ...............................................405
  Xu Liu, Kamal Sharma, John Mellor-Crummey (Rice University)

- **Design for Scalability in Enterprise SSDs** ..................................................................................417
  Arash Tavakkol, Mohammad Arjomand (Sharif University of Technology),
  Hamid Sarbazi-Azad (Sharif University of Technology & Institute for Research in Fundamental Sciences (IPM))

Session 7: GPUs (II)

- **D2MA: Accelerating Coarse-Grained Data Transfer for GPUs** ..............................................431
  Davoud Anoushe Jamshidi, Mehrzad Samadi, Scott Mahlke (University of Michigan)

- **VAST: The Illusion of a Large Memory Space for GPUs** .........................................................443
  Janghaeng Lee, Mehrzad Samadi, Scott Mahlke (University of Michigan)

- **Automatic Optimization of Thread-Coarsening for Graphics Processors** ...............................455
  Alberto Magni, Christophe Dubuch, Michael O'Boyle (University of Edinburgh)

Poster Session

- **Automatic Execution of Single-GPU Computations Across Multiple GPUs** ............................467
  Javier Cabezas, Lluis Vilanova (Barcelona Supercomputing Center), Isaac Gelado (NVIDIA Corporation),
  Thomas B. Jabin (University of Illinois at Urbana-Champaign),
  Nacho Navarro (Barcelona Supercomputing Center & Universitat Politécnica de Catalunya),
  Wen-mei Hwu (University of Illinois at Urbana-Champaign)

- **LCA: A Memory Link and Cache-Aware Co-Scheduling Approach for CMPs** .........................469
  Alexandros-Herodotos Haritatos, Georgios Goumas, Nikos Anastopoulos,
  Konstantinos Nikas (National Technical University of Athens), Kornilios Kourtis (ETH),
  Nectarios Koziris (National Technical University of Athens)
• A Run-Time Power Manager Exploiting Software Parallelism .............................................471
  Simon Holmbacka (Turku Centre for Computer Science - TUCS), Sébastien Lafond (Åbo Akademi University),
  Johan Lilius (Åbo Akademi University)

• Graph-based Performance Accounting for Chip Multiprocessor Memory Systems ..........473
  Magnus Jahre (Norwegian University of Science and Technology (NTNU))

• SQRL: Hardware Accelerator for Collecting Software Data Structures ..........................475
  Snehasish Kumar, Arrivindh Shiraman (Simon Fraser University), Vijayalakshmi Srinivasan (IBM Research),
  Dan Lin, Jordan Phillips (Simon Fraser University)

• Optimizing Stencil Code via Locality of Computation .......................................................477
  Yulong Luo, Guangming Tan (Chinese Academy of Sciences)

• ADHA: Automatic Data Layout Framework for Heterogeneous Architectures ................479
  Deepak Majeti, Kuldeep S. Meel (Rice University), Rajkishore Barik (Intel Corporation),
  Vivek Sarkar (Rice University)

• Active Learning Accelerated Automatic Heuristic Construction
  for Parallel Program Mapping ..........................................................................................481
  William F. Ogilvie, Pavlos Petoumenos (The University of Edinburgh), Zheng Wang (Lancaster University),
  Hugh Leather (The University of Edinburgh)

• Preemptive Thread Block Scheduling with Online Structural
  Runtime Prediction for Concurrent GPGPU Kernels ......................................................483
  Sreepathi Pai (The University of Texas at Austin),
  R Govindarajan, Matthew J. Thazhuthaveetil (Indian Institute of Science)

• Using STT-RAM to Enable Energy-Efficient Near-Threshold Chip Multiprocessors ..........485
  Xiang Pan, Radu Teodosescu (The Ohio State University)

• Protection and Utilization in Shared Cache Through Rationing ......................................487
  Raj Parhara, Jacob Brock, Chen Ding, Michael C. Huang (University of Rochester)

• Automatic Parallelism through Macro Dataflow in High-Level Array Languages ..........489
  Pushkar Ratnalikar, Arun Chauhan (Indiana University)

• A Runtime Support Mechanism for Fast Mode Switching
  of a Self-Morphing Core for Power Efficiency ............................................................491
  Sudarshan Srinivasan, Nithesh Kurella, Israel Koren, Sandip Kundu (University of Massachusetts, Amherst),
  Rance Rodrigues (NVIDIA, Oregon)

• Rollback-Free Value Prediction with Approximate Loads ..............................................493
  Bradley Thwaites (Georgia Institute of Technology), Gennady Pekhimenko (Carnegie Mellon University),
  Hadi Esmaeilzadeh, Amir Yazdanbakhsh (Georgia Institute of Technology),
  Onur Mutlu (Carnegie Mellon University), Jongse Park, Girish Mururu (Georgia Institute of Technology),
  Todd Mowry (Carnegie Mellon University)

• Measuring Flexibility in Single-ISA Heterogeneous Processors .....................................495
  Erik Tomusk, Christophe Dubach, Michael O'Boyle (University of Edinburgh)

• SM-Centric Transformation: Circumventing Hardware Restrictions
  for Flexible GPU Scheduling .........................................................................................497
  Bo Wu, Guoyang Chen (The College of William and Mary), Dong Li (Oak Ridge National Laboratory),
  Xipeng Shen (The College of William and Mary), Jeffrey S. Vetter (Oak Ridge National Laboratory)

Special Poster Session

• An Event-Based Language for Dynamic Binary Translation Frameworks ..................499
  Serguei Makarov, Angela Demke Brown, Ashvin Goel (University of Toronto)

• Improving Performance of Streaming Applications with Filtering
  and Control Messages ..................................................................................................501
  Peng Li, Jeremy Buhler (Washington University in St. Louis)

• Stratified Sampling for Even Workload Partitioning ......................................................503
  Jeeva Paudel, José Nelson Amaral (University of Alberta)

• Design of A Hybrid Mpi-Cuda Benchmark Suite for Cpu-Gpu Clusters ....................505
  Tejaswi Agarwal, Michela Becchi (University of Missouri-Columbia)
• **Data Remapping for an Energy Efficient Burst Chop in Dram Memory Systems** ...............507  
  Sudharsan Jagathrakshakan, Venkata Kalyan Tavva, Madhu Mutyam (Indian Institute of Technology Madras)

• **Data-Reuse Optimizations for Pipelined Tiling with Parametric Tile Sizes** ......................509  
  Alexandre Isoard (ENS de Lyon)

• **Petascale to the Pocket: Adaptively Scaling Parallel Programs for Mobile Socs** ..............511  
  Adam Fidel, Nancy M. Amato, Lawrence Rauchwerger (Texas A&M University)

• **Coarrays in Gnu Fortran** ...........................................................................................................513  
  Alessandro Fanfarillo (University of Rome Tor Vergata), Tobias Burnus (PDF Solutions),  
  Valeria Cardellini, Salvatore Filippone (University of Rome Tor Vergata),  
  Dan Nagle (National Center for Atmospheric Research), Damian Rouson (Sourcery, Inc.)

• **Locality-Aware Memory Association for Multi-Target Worksharing in Openmp** .............515  
  Thomas R. W. Scogland, Wu-Chun Feng (Virginia Tech)

• **Processing Big Data Graphs on Memory-Restricted Systems** .............................................517  
  Harshvardhan, Nancy M. Amato, Lawrence Rauchweger (Texas A&M University)

**Author Index** ................................................................................................................................519