
Austin, Texas, USA
4-8 February 2017
Contents

Frontmatter

Messages from the Chairs ............................................................... iii
Committees .................................................................................... v
Report from the Artifact Evaluation Committee ......................... ix
Sponsors and Supporters ................................................................. x
Keynote Abstract ........................................................................... xi
Poster Session .............................................................................. xii

Main Research Papers

Shared Memory

Legato: End-to-End Bounded Region Serializability Using Commodity Hardware Transactional Memory
Aritra Sengupta, Man Cao, Michael D. Bond, and Milind Kulkarni — Ohio State University, USA; Purdue University, USA .................................................. 1

Automatic Detection of Extended Data-Race-Free Regions
Alexandra Jimborean, Jonatan Waern, Per Ekemark, Stefanos Kaxiras, and Alberto Ros — Uppsala University, Sweden; University of Murcia, Spain .................................................. 14

FinePar: Irregularity-Aware Fine-Grained Workload Partitioning on Integrated Architectures
Feng Zhang, Bo Wu, Jidong Zhai, Bingsheng He, and Wenguang Chen — Tsinghua University, China; Colorado School of Mines, USA; National University of Singapore, Singapore .................................. 27

GPU Optimization

TwinKernels: An Execution Model to Improve GPU Hardware Scheduling at Compile Time
Xiang Gong, Zhongliang Chen, Amir Kavyan Ziabari, Rafael Ubal, and David Kaeli — Northeastern University, USA 39

Taming Warp Divergence
Jayvant Anantpur and R. Govindarajan — IISc Bangalore, India .................................................. 50

Dynamic Buffer Overflow Detection for GPGPUs
Christopher Erb, Mike Collins, and Joseph L. Greathouse — AMD Research, USA 61

Lift: A Functional Data-Parallel IR for High-Performance GPU Code Generation
Michel Steuwer, Toomas Remmelg, and Christophe Dubach — University of Edinburgh, UK 74

Best Paper Nominees

Synthesizing Benchmarks for Predictive Modeling
Chris Cummins, Pavlos Petoumenos, Zheng Wang, and Hugh Leather — University of Edinburgh, UK; Lancaster University, UK .................................................. 86

Formalizing the Concurrency Semantics of an LLVM Fragment
Soham Chakraborty and Viktor Vafeiadis — MPI-SWS, Germany .................................................. 100

ThinLTO: Scalable and Incremental LTO
Teresa Johnson, Mehdi Amini, and Xinliang David Li — Google, USA; Apple, USA 111

Automatic Generation of Fast BLAS3-GEMM: A Portable Compiler Approach
Xing Su, Xiangke Liao, and Jingling Xue — National University of Defense Technology, China; UNSW, Australia 122
Memory Dependencies

Pointer Disambiguation via Strict Inequalities
Maroua Maalej, Vitor Paisante, Pedro Ramos, Laure Gonnord, and Fernando Magno Quintão Pereira — University of Lyon, France; Federal University of Minas Gerais, Brazil

A Collaborative Dependence Analysis Framework
Nick P. Johnson, Jordan Fix, Stephen R. Beard, Taewook Oh, Thomas B. Jablin, and David I. August — Princeton University, USA; University of Illinois at Urbana-Champaign, USA

Characterizing Data Organization Effects on Heterogeneous Memory Architectures
Apan Qasem, Ashwin M. Aji, and Gregory Rodgers — Texas State University, USA; AMD Research, USA

Accelerators and Binary Translation

Clairvoyance: Look-Ahead Compile-Time Scheduling
Kim-Anh Tran, Trevor E. Carlson, Konstantinos Koukos, Magnus Själander, Vasileios Spiliopoulos, Stefanos Kaxiras, and Alexandra Jimborean — Uppsala University, Sweden; Uppsala University, Norway

Phase-Aware Optimization in Approximate Computing
Subrata Mitra, Manish K. Gupta, Sasa Misailovic, and Saurabh Bagchi — Purdue University, USA; Microsoft, USA; University of Illinois at Urbana-Champaign, USA

A Space- and Energy-Efficient Code Compression/Decompression Technique for Coarse-Grained Reconfigurable Architectures
Bernhard Egger, Hochan Lee, Duseok Kang, Mansureh S. Moghadam, Youngchul Cho, Yeonbok Lee, Sukjin Kim, Soonhoi Ha, and Kiyong Choi — Seoul National University, South Korea; Samsung Electronics, South Korea

Cross-ISA Machine Emulation for Multicores
Emilio G. Cota, Paolo Bonzini, Alex Bennée, and Luca P. Carloni — Columbia University, USA; Red Hat, Italy; Linaro, UK

Feedback Directed and Whole Program Optimization

Incremental Whole Program Optimization and Compilation
Patrick W. Sathyanathan, Wenlei He, and Ten H. Tzen — Microsoft, USA

Optimizing Function Placement for Large-Scale Data-Center Applications
Guilherme Ottoni and Bertrand Maher — Facebook, USA

Minimizing the Cost of Iterative Compilation with Active Learning
William F. Ogilvie, Pavlos Petoumenos, Zheng Wang, and Hugh Leather — University of Edinburgh, UK; Lancaster University, UK

Removing Checks in Dynamically Typed Languages through Efficient Profiling
Gem Dot, Alejandro Martínez, and Antonio González — Universitat Politècnica de Catalunya, Spain; ARM, UK

Reductions and Loops

Discovery and Exploitation of General Reductions: A Constraint Based Approach
Philip Ginsbach and Michael F. P. O’Boyle — University of Edinburgh, UK

Parallel Associative Reductions in Halide
Patricia Suriana, Andrew Adams, and Shoaib Kamil — Google, USA; Adobe, USA

Optimistic Loop Optimization
Johannes Doerfert, Tobias Grosser, and Sebastian Hack — Saarland University, Germany; ETH Zurich, Switzerland

Software Prefetching for Indirect Memory Accesses
Sam Ainsworth and Timothy M. Jones — University of Cambridge, UK

Author Index