
Hyderabad, India
7-11 January 2017
# Table of Contents

Message from the Steering Committee Chair.................................................................xiv  
Message from the General Chair....................................................................................xv  
Message from the Technical Program Chairs..............................................................xvi  
Message from the Organizing Chair...........................................................................xvii  
Message from the President, VLSI Society of India....................................................xviii  
Message from Student Conference Chair....................................................................xix  
About the Cover from the Publication Chairs..............................................................xx  
VLSI Design 2016 Conference Steering Committee....................................................xxi  
VLSI Design 2017 Conference Committee..................................................................xxii  
Advisory Committee....................................................................................................xxvi  
Technical Program Committee....................................................................................xxvii  
Reviewers................................................................................................................xxx  
VLSI Design Conference History................................................................................xxxii  
Embedded Systems Design Conference History........................................................xxxiii  
Tutorial T1: 22fdx FDSOI Application towards IOT for Smart Devices....................xxxiv  
Tutorial T2: Memory is Everywhere............................................................................xxxv  
Tutorial T3: Thermal Aware Testing of VLSI Circuits and Systems.........................xxxvi
A Clock Retiming Circuit for Repeaterless Low Swing On-Chip Interconnects ...........................................15
   Naveen Kadavinti, Maryam Shojaei Baghini, and Dinesh K. Sharma

On-Chip Non-intrusive Temperature Detection and Compensation of a Fully
Integrated CMOS RF Power Amplifier ...........................................................................................................21
   Javed S. Gaggatur, Immanuel Raja, and Gaurab Banerjee

**Session B1: Caches and Memory**

Towards a Better Lifetime for Non-volatile Caches in Chip Multiprocessors .............................................29
   Sukarn Agarwal and Hemangee K. Kapoor

An Experimental Study on Dynamic Bank Partitioning of DRAM in Chip
Multiprocessors ................................................................................................................................................35
   Debiprasanna Sahoo, Manoranjan Satpathy, and Madhu Mutyam

DyPhase: A Dynamic Phase Change Memory Architecture with Symmetric
Write Latency ..................................................................................................................................................41
   Ishan G. Thakkar and Sudeep Pasricha

Virtual Two-Port Memory Architecture for Asymmetric Memory Technologies ...........................................47
   Jiayin Li and Kartik Mohanram

**Session C1: FPGA and Reconfigurable Systems**

An FPGA Based High throughput Discrete Kalman Filter Architecture
for Real-Time Image Denoising ..........................................................................................................................55
   Bibin Johnson, Nimin Thomas, and J. Sheeba Rani

Efficient Scale Invariant Human Detection Using Histogram of Oriented
Gradients for IoT Services ...................................................................................................................................61
   D. Sangeetha and P. Deepa

DFGenTool: A Dataflow Graph Generation Tool for Coarse Grain
Reconfigurable Architectures ............................................................................................................................67
   Manideepa Mukherjee, Alexander Fell, and Apala Guha

**Session D1: Low Power I**

Towards Controlling Chip Temperature by Dynamic Cache Reconfiguration
in Multiprocessors ............................................................................................................................................75
   Shounak Chakraborty and Hemangee K. Kapoor

A 50nW Voltage Monitor Scheme for Minimum Energy Sensor Systems ...................................................81
   Anand Savanth, Alex Weddell, James Myers, David Flynn, and Bashir Al-Hashimi

Energy-Efficient Transceiver for Wireless NoC .................................................................................................87
   Hemanta Kumar Mondal, Shashwat Kaushik, Sri Harsha Gade, and Sujay Deb
Session A2: Low Power II
A Single Inductor, Single Input Dual Output (SIDO) Piezoelectric Energy Harvesting System
Sumit Naikwad, Murali K. Rajendran, Priya Sunil, and Ashudeb Dutta
95
Ultra Low Power Sensor Node for Security Applications, Facilitated by Algorithm-Architecture Co-design
Saransh Sharma, Avilash Mukherjee, Abhishek Dongre, and Mrigank Sharad
101
Markov Chain Model Using Lévy Flight for VLSI Power Grid Analysis
Sukanta Dey, Satyabrata Dash, Sukumar Nandi, and Gaurav Trivedi
107

Session B2: VLSI Architectures
Design of Coherence Verification Unit for Heterogeneous CMPs Integrating Update and Invalidate Protocols
Bidesh Chakraborty, Mamata Dalui, and Biplab K. Sikdar
115
High Performance Integer DCT Architectures for HEVC
Mohamed Asan Basiri M. and Noor Mahammad Sk
121
Low Complexity and Critical Path Based VLSI Architecture for LMS Adaptive Filter Using Distributed Arithmetic
Mphd Tasleem Khan, Shaik Rafi Ahamed, and Forrest Brewer
127

Session C2: Test, Reliability and Fault Tolerance I
Accurate Diagnosis of Interconnect Open Defects Based on the Robust Enhanced Aggressor Victim Model
Pascal Raiola, Dominik Erb, Sudhakar M. Reddy, and Bernd Becker
135
Improved Path Recovery in Pseudo Functional Path Delay Test Using Extended Value Algebra
Prasenjit Biswas and D. M. H. Walker
141
A Methodology for Trace Signal Selection to Improve Error Detection in Post-Silicon Validation
Binod Kumar, Ankit Jindal, Virendra Singh, and Masahiro Fujita
147

Session D2: Security I
A Study of Power Supply Variation as a Source of Random Noise
Fatemeh Tehranipoor, Nima Karimian, Wei Yan, and John A. Chandy
155
Compact Implementations of FPGA-based PUFs with Enhanced Performance
N. Nalla Anandakumar, Mohammad S. Hashmi, and Somitra Kumar Sanadhya
161
NORA: Algorithmic Balancing without Pre-charge to Thwart Power Analysis
 Attacks ...................................................................................................................................................... 167
 Darshana Jayasinghe, Aleksandar Ignjatovic, and Sri Parameswaran

Session A3: Analog, Mixed Signal and RF Design II
LNA-LO Co-design Considerations for Low Intermediate Frequency Receivers
in 401-406 MHz MedRadio Spectrum for Healthcare Applications .................................................. 175
 Abhishek Srivastava, Nithin Sankar, Devarshi Das, and Maryam Shojaei Baghini
Optimization of 2.4 GHz CMOS Low Noise Amplifier Using Hybrid Particle Swarm Optimization
with Lévy Flight .............................................................................................................................................. 181
 Deepak Joshi, Satyabrata Dash, Ayush Malhotra, Pulimi Venkata Sai,
 Rahul Das, Dikshit Sharma, and Gaurav Trivedi
A 6V to 42V High Voltage CMOS Bandgap Reference Robust to RF Interference for Automotive Applications ............................................................................................................................................. 187
 Sanjeev Nyshadham and A. G. Krishna Kanth
Programmable Output Multi-phase Switched Capacitor Step-Up DC-DC
Converter with SAR-based Regulation ......................................................................................................... 193
 Mahesh Zanwar and Subhajit Sen

Session B3: Embedded Systems
High Gain Capacitance Sensor Interface for the Monitoring of Cell Volume Growth .......................................................... 201
 Javed S. Gaggatur and Gaurab Banerjee
DTLB: Deterministic TLB for Tightly Bound Hard Real-Time Systems .................................................. 207
 Kajal Varma, Geeta Patil, and Biju Raveendran
MAVI: An Embedded Device to Assist Mobility of Visually Impaired .................................................... 213
 Rajesh Kedia, K. K. Yoosuf, Pappiredy Dedeepya, Munib Fazal, Chetan Arora,
 and M. Balakrishnan
Migration Aware Low Overhead ERfair Scheduler ...................................................................................... 219
 Anshuman Tripathi, Arnab Sarkar, and P. P. Chakrabarti

Session C3: Formal Techniques in Design
Dynamic Power Optimization Based on Formal Property Checking
of Operations .......................................................................................................................................................... 227
 Shriniidhi Udupi, Joakim Urdahl, Dominik Stoffel, and Wolfgang Kunz
Generating AMS Behavioral Models with Formal Guarantees on Feature Accuracy .................................. 233
 Antonio Anastasio Bruto Da Costa and Pallab Dasgupta
Formal Verification of Power Management Logic with Mixed-Signal Domains ........................................239
    Sudipa Mandal, Antonio Bruto Da Costa, Aritra Hazra, Pallab Dasgupta,
    Bhushan Naware, Rama Mohan Chunduri, and Sanjib Basu

Feature Based Identification of Transmission Line Faults by Synchronous Monitoring of PMUs ..............................................................245
    Antara Ain, Akshay Mambakam, Pallab Dasgupta, and Siddhartha Mukhopadhyay

Session A4: Analog, Mixed Signal and RF Design III

A High Performance Switchable Multiband Inductor Structure for LC-VCOs ...........................................253
    R. R. Manikandan and Venkat Narayana Rao Vanukuru

High Accuracy, Multi-output Bandgap Reference Circuit in 16nm FinFet .................................................259
    Sanjay Kumar Wadhwa and Nidhi Chaudhry

A Novel Design of Compact Broadband Microstrip Directional Coupler with High Directivity .................................................................263
    S. Karthikeyan and B. Ravi Kishore

A Sub-0.5V Reliability Aware-Negative Bitline Write-Assisted 8T DP-SRAM and WL Strapping Novel Architecture to Counter Dual Patterning Issues in 10nm FinFET ....................................................................................................................269
    Vinay Kumar, Nikhil Puri, Sudhir Kumar, and Sumit Srivastav

Session B4: Emerging Technologies I

Efficient Binary Basic Linear Algebra Operations on ReRAM Crossbar Arrays ........................................277
    Debjyoti Bhattacharjee and Anupam Chattopadhyay

Extraction and Analysis of Mobility in Double Gate Junctionless Transistor ...........................................283
    Y. V. Bhuvaneshwari and Abhinav Kranti

Improved NCV Gate Realization of Arbitrary Size Toffoli Gates .................................................................289
    Abhoy Kole and Kamalika Datta

Heuristic Based Majority/Minority Logic Synthesis for Emerging Technologies ........................................295
    Vipul Kumar Mishra and Himanshu Thapliyal

Session C4: Digital Circuits

A 64b/66b Line Encoding for High Speed Serializers ....................................................................................303
    Satyajit Mohapatra, Hari Shanker Gupta, Jatinddeep Singh, and Nihar Ranjan Mohapatra

Characterization of a Novel 10T Low-Voltage SRAM Cell with High Read and Write Margin for 20nm FinFET Technology ..................................................................................................................309
    Mitesh Limachia, Pathik Viramgama, Rajesh Thakker, and Nikhil Kothari
Within-Die Threshold Voltage Variability Estimation Using Reconfigurable Ring Oscillator ...................................................................................................................................................315
*Poorvi Jain and Bishnu Prasad Das*

Clock Skew Measurement Using an All-Digital Sigma-Delta Time to Digital Converter ..................................................................................................................................................321
*Mahadev Govind Shirwaikar, Naveen Kadayinti, and Dinesh K. Sharma*

**Session A5: Analog, Mixed Signal and RF Design IV**

A Switched-Capacitor Amplifier with True Rail-to-Rail Input Range without Using a Rail-to-Rail Op-Amp ........................................................................................................................................329
*Anjali Gopinath, Ravi Kumar Adusumalli, Veeresh Babu Vulligaddala,*
*and M. B. Srinivas*

A New Sense Amplifier Design with Improved Input Referred Offset Characteristics for Energy-Efficient SRAM ........................................................................................................................................335
*B. S. Reniwal, P. Singh, V. Vijayvargiya, and S. K. Vishvakarma*

A Low-Voltage 13T Latch-Type Sense Amplifier with Regenerative Feedback for Ultra Speed Memory Access ........................................................................................................................................341
*Venkatesh Mani Tripathi, Sandeep Mishra, Jyotishman Saikia, and Anup Dandapat*

Frequency Enhancement in Miller Divider with Injection-Locking Portrait ........................................................................................................................................347
*Mohammed Umar Shaikh, Sivaramakrishna Rudrapati, Nandish Bharat Thaker,*
*and Shalabh Gupta*

**Session B5: Emerging Technologies II**

A Novel Approach towards Biochemical Synthesis on Cyberphysical Digital Microfluidic Biochip ........................................................................................................................................355
*Sarit Chakraborty and Susanta Chakraborty*

ESD Behavior of AlGaN/GaN HEMT on Si: Physical Insights, Design Aspects, Cumulative Degradation and Failure Analysis ........................................................................................................................................361
*Bhawani Shankar, Ankit Soni, Manikant Singh, Rohith Soman, K. N. Bhat,*
*Srinivasan Raghavan, Navakanta Bhat, and Mayank Shrivastava*

Electrical Modeling and Characterization of Copper/Carbon Nanotubes in Tapered through Silicon Vias ........................................................................................................................................366
*Madhav Rao*

Multi-objective Optimization of Placement and Assignment of TSVs in 3D ICs ........................................................................................................................................372
*Debasri Saha and Susmita Sur-Kolay*
Session C5: CMOS Technologies I
Modeling of Body-Bias Dependence of Overlap Capacitances in Bulk MOSFETs .................................................................381
    Avirup Dasgupta, Chetan Gupta, Anupam Dutta, Yen-Kai Lin, Srikanth Srihari,
    Tamilmani Ethirajan, Chenming Hu, and Yogesh S. Chauhan
DC Drain Current Model for Tunnel FETs Considering Source and Drain Depletion Regions .................................................................385
    Rajat Vishnoi, Pratyush Panday, and M. Jagadesh Kumar
Physics of Current Filamentation in ggNMOS Revisited: Was Our Understanding Scientifically Complete? .................................391
    Milova Paul, Christian Russ, B. Sampath Kumar, Harald Gossner,
    and Mayank Shrivastava

Session A6: Test, Reliability and Fault Tolerance II
On Testing of Superscalar Processors in Functional Mode for Delay Faults .................................................................397
    Nihar Hage, Rohini Gulve, Masahiro Fujita, and Virendra Singh
Post-Silicon Validation: Automatic Characterization of RF Device Nonidealities via Iterative Learning Experiments on Hardware ........................................403
    Barry Muldrey, Sabyasachi Deyati, and Abhijit Chatterjee
Design and Analysis of Soft-Error Resilience Mechanisms for GPU Register File .................................................................409
    Sparsh Mittal, Haonan Wang, Adwait Jog, and Jeffrey S. Vetter

Session B6: Security II
Self Aware SoC Security to Counteract Delay Inducing Hardware Trojans at Runtime .................................................................417
    Krishnendu Guha, Debasri Saha, and Amlan Chakrabarti
Hardware Software Codesign for a Hybrid Substitution Box .................................................................423
    K. B. Anuroop, Anu James, and M. Neema
A New Logic Encryption Strategy Ensuring Key Interdependency .................................................................429
    Rajit Karmakar, N. Prasad, Santanu Chattopadhyay, Rohit Kapur,
    and Indranil Sengupta

Session C6: CMOS Technologies II
A Systematic Study on the Hysteresis Behaviour and Reliability of MoS2 FET .................................................................437
    Adil Meersha, B. Sathyajit, and Mayank Shrivastava