2017 27th International Conference on Field Programmable Logic and Applications (FPL 2017)

Ghent, Belgium
4 – 8 September 2017
Session 1a: High performance FPGA-Based Systems

Mon, Sept. 4

- **11:00**: Evaluating FPGA Clusters under Wide Ranges of Design Parameters // Grace Zgheib and Paolo Ienne; *Ecole Polytechnique Fédérale de Lausanne*.....1
- **11:25**: A High-Performance System-on-Chip Architecture for Direct Tracking for SLAM // Konstantinos Boikos and Christos Bouganis; *Imperial College London*.....9
- **11:50**: Asynchronous Interface FIFO Design on FPGA for High-throughput NRZ Synchronisation // Gengting Liu, James Garside, Steve Furber, Luis A. Plana and Dirk Koch; *University of Manchester*.....16
- **12:15**: Taiga: A New RISC-V Soft-Processor Framework Enabling High Performance CPU Architectural Features // Eric Matthews and Lesley Shannon; *Simon Fraser University*.....24
- **12:20**: Evaluating High-Level Design Strategies on FPGAs for High-Performance Computing // Artur Podobas, Hamid Reza Zohouri, Naoya Maruyama and Satoshi Matsuoka; *RIKEN Advanced Institute for Computational Science, Tokyo Institute of Technology*.....28
- **12:25**: A Generic High Throughput Architecture for Stream Processing // Christos Rousopoulos, Ektoras Karandeinos, Grigorios Chrysos, Apostolos Dollas and Dionisios Pnevmatikatos; *Technical University of Crete, FORTH-ICS*.....32

Session 1b: Reconfigurable platforms and systems

Mon, Sept. 4

- **11:00**: Enabling Partial Reconfiguration and Low Latency Routing using Segmented FPGA NoCs [Slides] // Kizheppatt Vipin, Jan Gray and Nachiket Kapre; *Mahindra Ecole Centrale, Gray Research LLC, University of Waterloo*.....37
- **11:25**: Rapid Implementation of a Partially Reconfigurable Video System with PYNQ // Brad Hutchings and Michael Wirthlin; *Brigham Young University*.....45
- **11:50**: Exploring the Potential of Reconfigurable Platforms for Order Book Update [Slides] // Conghui He, Haohuan Fu, Wayne Luk, Weijia Li and Guangwen Yang; *Tsinghua University, Imperial College*.....53
- **12:20**: A Dynamic Partial Reconfigurable Overlay Concept for PYNQ // Benedikt Janßen, Pascal Zimprich and Michael Hübner; *Ruhr-University Bochum*.....65
- **12:25**: Body Bias Optimization for Variable Pipelined CGRA // Takuya Kojima, Naoki Ando, Hayate Okuhara, Nguyen Anh Vu Doan and Hideharu Amano; *Keio University*.....69

Session 1c: Reconfigurable secure systems

Mon, Sept. 4
• 11:00: ARMHEx: A hardware extension for DIFT on ARM-based SoCs // Muhammad Abdul Wahab, Pascal Cotret, Mounir Nasr Allah, Guillaume Hiet, Vianney Lapotre and Guy Gogniat; IETR / SCEE, CIDRE/INRIA, Lab-STICC, Université Bretagne Sud....73

• 11:25: Phase Calibrated Physical Unclonable Function Design and Implementation on FPGAs [Slides] // Wei Yan, Chenglu Jin, Fatemeh Tehranipoor and John Chandy; University of Connecticut....80

• 11:50: Voltage Drop-based Fault Attacks on FPGAs using Valid Bitstreams [Slides] // Dennis R. E. Gnud, Fabian Boril and Mehdi B. Tahoori; Karlsruhe Institute of Technology....88

• 12:15: High Throughput AES Encryption/Decryption with Efficient Reordering and Merging Techniques // Lijuan Li and Shuguo Li; Institute of Microelectronics, Tsinghua University....95

• 12:20: Shielding Non-Trusted IPs in SoCs // Festus Hategekimana, Taylor Whitaker, Md Jubaer Pantho Hossain and Christophe Bobda; University of Arkansas....99

• 12:25: Comparison of Hardware and Software Implementations of Selected Lightweight Block Ciphers // William Diehl, Farnoud Farahmand, Panasayya Yalla, Jens-Peter Kaps and Kris Gaj; George Mason University....103

Session 2a: FPGA design and prototyping

Mon, Sept. 4

• 13:30: PolyPC: Polymorphic Parallel Computing Framework on Embedded Reconfigurable System // Hongyuan Ding and Miaoqing Huang; University of Arkansas....107

• 13:55: One Size Does Not Fit All: Implementation Trade-offs for Iterative Stencil Computations on FPGAs // Gaël Deest, Tomofumi Yuki, Sanjay Rajopadhye and Steven Derrien; Université de Rennes I / IRISA, INRIA, Colorado State University....115

• 14:20: A Pythonic Approach for Rapid Hardware Prototyping and Instrumentation // John Clow, Georgios Tzimpragos, Deeksha Dangwal, Sammy Guo, Joseph McMahan and Timothy Sherwood; UCSB....123

• 14:45: FPGA-based Design of a Self-checking TMR Voter // Umar Afzaal and Jeong A Lee; Chosun University....130

• 14:50: DFiant: A Dataflow Hardware Description Language // Oron Port and Yoav Etsion; Technion - Israel Institute of Technology....134

• 14:55: Accelerator-in-Switch: a framework for tightly coupled switching hub and an accelerator with FPGA // Chiharu Tsuruta, Takahiro Kaneda, Naoki Nishikawa and Hideharu Amano; Keio University....138

Session 2b: Virtualization and runtime power management

Mon, Sept. 4

• 13:30: Quantifying and Mitigating the Costs of FPGA Virtualization // Sadegh Yazdanshenas and Vaughn Betz; University of Toronto....142


• 14:20: Decision Tree Based Hardware Power Monitoring for Run Time Dynamic Power Management in FPGA // Zhe Lin, Wei Zhang and Sharad Sinha; Hong Kong University of Science and Technology, Nanyang Technological University....157

• 14:45: VineTalk: Simplifying Software Access and Sharing of FPGAs in Datacenters // Stelios Mavridis, Manos Pavlidakis, Christos Kozanitis, Nikos Chysos, Ioannis Stamoulias, Christoforos Kachris, Dimitrios Soudris and Angelos Bilas; ICCS from National Technical University of Athens and ICS from Foundation for Research & Technology – Hellas....165

• 14:50: A Programming Model and Runtime System for Approximation-Aware Heterogeneous Computing // Ioannis Parnassos, Nikolaos Bellas, Nikolaos Katsaros, Nikolaos Patsiatzis,
Session 2c: Optimization of FPGA designs

Mon, Sept. 4

- **13:30:** Vivado Design Interface: An Export/Import Capability for Vivado FPGA Designs // Thomas Townsend and Brent Nelson; Brigham Young University.....177
- **13:55:** REAPR: Reconfigurable Engine for Automata Processing // Ted Xie, Vinh Dang, Jack Wadden, Kevin Skadron and Mircea Stan; University of Virginia.....184
- **14:20:** Find the Real Speed Limit: FPGA CAD for Chip-Specific Application Delay Measurement // Ibrahim Ahmed, Shuze Zhao, Olivier Trescases and Vaughn Betz; University of Toronto.....192
- **14:45:** Optimizing Streaming Stencil Time-step Designs via FPGA Floorplanning // Marco Rabozzi, Giuseppe Natale, Biagio Festa, Antonio Miele and Marco D. Santambrogio; Politecnico di Milano.....200
- **14:50:** In-Switch Approximate Processing: Delayed Tasks Management for MapReduce Applications // Koya Mitsuzuka, Ami Hayashi, Michihiro Koibuchi, Hideharu Amano and Hiroki Matsutani; National Institute of Informatics, Keio University.....204
- **14:55:** A Systematic Approach to Design and Optimise Streaming Applications on FPGA Using High-Level Synthesis // Mohammad Hosseinabady and Jose Nunez-Yanez; University of Bristol.....208

Session 3b: FPGAs and bio-informatics

Tue, Sept. 5

- **11:30:** Accelerated analysis of Boolean gene regulatory networks // Mitra Purandare, Raphael Polig and Christoph Hagleitner; IBM Research - Zurich.....212
- **11:55:** Deploying FPGAs to Future-proof Genome-wide Analyses based on Linkage Disequilibrium [Slides] // Dimitrios Bozikas, Nikolaos Alachiotis, Pavlos Pavlidis, Evripides Sotiriades and Apostolos Doulas; Technical University of Crete, Foundation for Research and Technology - Hellas (FORTH).....218
- **12:20:** Versatile Deployment of FPGA Accelerators in Disaggregated Data Centers: a Bioinformatics Case Study // Nikolaos Alachiotis, Dimitris Theodoropoulos and Dionisios Pnevmatikatos; Technical University of Crete, Foundation for Research and Technology - Hellas (FORTH).....226
- **12:25:** HPC on FPGA Clouds and Clusters: 3D FFTs and Implications for Molecular Dynamics // Martin Herbordt, Jiayi Sheng, Ahmed Sanaullah, Chen Yang, Michael Papamichael and Adrian Caulfield; Boston University, Microsoft Research.....230

Session 3a: Exploiting FPGAs for deep learning

Tue, Sept. 5

- **11:30:** Customised Pearlmutter Propagation: A Hardware Architecture for Trust Region Policy Optimisation // Shengjia Shao and Wayne Luk; Imperial College London.....234
- **11:55:** Scalable Inference of Decision Tree Ensembles: Flexible Design for CPU-FPGA Platforms // Muhsen Owaida, Hantian Zhang, Ce Zhang and Gustavo Alonso; ETH Zurich.....240
- **12:20:** Parallel Dot-Products for Deep Learning on FPGA // Mário Véstias, Rui Duarte, Horácio Neto and José Sousa; INESC-ID/ISEL/IPL.....248
- **12:25:** Leveraging PVT-Margins in Design Space Exploration for FPGA-based CNN Accelerators [Slides] // Weina Lu, Wenyan Lu, Jing Ye, Yu Hu and Xiaowei Li; Institute of Computing Technology, Chinese Academy of Sciences.....252
Session 3c: Memory design and management

Tue, Sept. 5

- **11:30**: Tile Size Selection for Optimized Memory Reuse in High-Level Synthesis [Slides] // Junyi Liu, John Wickerson and George Constantinides; Imperial College London.....256
- **11:55**: Automated Generation of Banked Memory Architectures in the High-Level Synthesis of Multi-Threaded Software [Slides] // Yu Ting Chen and Jason H. Anderson; University of Toronto.....264

Session 4a: FPGA applications

Tue, Sept. 5

- **13:30**: Parallel FPGA Routing: Survey and Challenges // Mirjana Stojilovic; EPFL.....272
- **13:55**: On Accelerating Pair-HMM Computations in Programmable Hardware // Subho Banerjee, Mohamed el-Hadedy, Ching Yang Tan, Zbigniew T. Kalbarczyk, Steve Lumetta and Ravishankar K. Iyer; University of Illinois at Urbana-Champaign.....280
- **14:20**: Two-LUT-Based Synthesizable Temperature Sensor for Virtex-6 FPGA Devices // Stephan Nolting, Lin Liu and Guillermo Payá Vayá; Institute of Microelectronic Systems, Leibniz Universität Hannover.....288
- **14:25**: A Security Library for FPGA Interlays // Anuj Vaishnav, Jose Raul Garcia Ordaz and Dirk Koch; The University of Manchester.....292

Session 4b: FPGA case studies

Tue, Sept. 5

- **13:30**: Generic and Universal Parallel Matrix Summation with a Flexible Compression Goal for Xilinx FPGAs // Thomas Preußer; TU Dresden.....296
- **13:55**: An FPGA Hardware Implementation Approach for a Phylogenetic Tree Reconstruction Algorithm with Incremental Tree Optimization // Henry Block and Tsutomu Maruyama; University of Tsukuba.....303
- **14:20**: Area-optimized Montgomery multiplication on IGLOO 2 FPGAs // Pedro Maat Massolino, Lejla Batina, Ricardo Chaves and Nele Mentens; Radboud University Nijmegen, INESC-ID, IST, Universidade de Lisboa, KU Leuven.....311
- **14:25**: Validating Optimisations for Chaotic Simulations // James Targett, Wayne Luk and Peter Dueben; Imperial College London, ECMWF.....315

Session 4c: Arithmetic with FPGAs

Tue, Sept. 5

- **13:30**: Fast RNS Implementation of Elliptic Curve Point Multiplication in GF(p) with Selected Base Pairs [Slides] // Yifeng Mo and Shuguo Li; Tsinghua University.....319
- **13:55**: Dynamic Bitwidth Assignment for Efficient Dot Products // Simon Schmidt and David Boland; Monash University, The University of Sydney.....325
- **14:20**: Broken-Karatsuba multiplication and its application to Montgomery modular multiplication // Jinnan Ding and Shuguo Li; Tsinghua University.....333
- **14:25**: Determine the carry bit of carry-sum generated by unsigned MBE multiplier without final addition // Jinnan Ding and Shuguo Li; Tsinghua University.....337
Session 5a: FPGA architectures for Neural Networks

Wed, Sept. 6

- **10:45**: Scalable High-Performance Architecture for Convolutional Ternary Neural Networks on FPGA [Slides] // Adrien Prost-Boucle, Alban Bourge, Frédéric Pétrot, Hande Alemdar, Nicholas Caldwell and Vincent Leroy; TIMA, Grenoble Institute of Technology, LIG....341
- **11:10**: An Automatic RTL Compiler for High-Throughput FPGA Implementation of Diverse Deep Convolutional Neural Networks // Yufei Ma, Yu Cao, Sarma Vrudhula and Jae-sun Seo; Arizona State University....348
- **11:35**: Latency-Driven Design for FPGA-based Convolutional Neural Networks [Slides] // Stylianos Venieris and Christos Bouganis; Imperial College London....356
- **12:00**: A High-Throughput Reconfigurable Processing Array for Neural Networks // Ephrem Wu, Xiaojian Zhang, David Berman and Inkeun Cho; Xilinx, Inc....364
- **12:05**: Accelerating Low Bit-Width Convolutional Neural Networks With Embedded FPGA // Li Jiao, Cheng Luo, Wei Cao, Xuegong Zhou and Lingli Wang; State Key Laboratory of ASIC and System, Fudan University....368
- **12:10**: A Fully Connected Layer Elimination for a Binarized Convolutional Network on an FPGA // Hiroki Nakahara, Tomoya Fuji and Shimepi Sato; Tokyo Institute of Technology....372
- **12:15**: F-C3D: FPGA-based 3-Dimensional Convolutional Neural Network // Hongxiang Fan, Xinyu Niu, Ruiqhe Zhao, Mengqiu Xiao, Qiang Liu and Wayne Luk; Tianjin University, Imperial College, Corerain Technologies Ltd....376
- **12:20**: High-Performance Video Content Recognition with Long-term Recurrent Convolutional Network for FPGA // Xiaofan Zhang, Xinheng Liu, Anand Ramachandran, Chuanhao Zhuge, Shibin Tang, Peng ouyang, Zuofu Cheng, Kyle Rupnow and Deming Chen; University of Illinois at Urbana-Champaign, Tsinghua University, Inspirit IoT....380
- **12:25**: High Performance Binary Neural Networks on the Xeon+FPGA Platform // Duncan Moss, Eriko Nurvitadhi, Jaewoong Sim, Asit Mishra, Suchit Subhaschandra, Debbie Marr and Philip Leong; Intel Corporation, University of Sydney....384

Session 5c: Many different FPGA applications

Wed, Sept. 6

- **10:45**: An Implementation method of Poisson Image Editing on FPGA [Slides] // Ryouhei Maeda and Tsutomu Maruyama; University of Tsukuba....388
- **11:10**: Bridging High-Level Synthesis and Application-Specific Arithmetic: The Case Study of Floating-Point Summations [Slides] // Yohann Uguen, Florent de Dinechin and Steven Derrien; University Lyon, INSA Lyon, Inria, CITI, University of Rennes 1/IRISA....394
- **11:35**: Flexible FPGA design for FDTD using OpenCL // Tobias Kenter, Jens Förstner and Christian Pless; Paderborn University....402
- **12:00**: FPGA Acceleration of the Scoring Process of X!TANDEM for Protein Identification // Jin Qiu, Ping Kang, Li Ding, Yipeng Yuan, Wenbo Yin and Lingli Wang; Fudan University....409
- **12:05**: Accelerating In-System FPGA Debug of High-Level Synthesis Circuits using Incremental Compilation Techniques // Pavan Kumar Bussa, Jeffrey Goeders and Steve Wilton; The University of British Columbia, Brigham Young University....413
- **12:10**: A novel FPGA-based track reconstruction approach for the Level-1 trigger of the CMS experiment at CERN // Robin Aggleton, Luis Ardila-Perez, Fionn Ball, Matthias Balzer, Jim Brooke, Michele Caselle, Luigi Calligaris, Davide Cieri, Emyr Clement, Geoff Hall, Kristian Harder, Peter Hobson, Gregory Iles, Thomas James, Konstantinos Manolopoulos, Takashi Matsushita, Alexander Morton, Dave Newbold, Sudarshan Paramesvaran, Mark Pesaresi, Ivan Reid, Andrew Rose, Oliver Sander, Claire Shepherd-Themistocleous, Antoni Shtipliyski, Thomas Schuh, Sioni Summers, Alex Tapper, Ian Tomalin, Kirika Uchida, Paschalas Vichoudis and Marc Weber; University of Bristol, Karlsruhe Institute of Technology,
STFC - Rutherford Appleton Laboratory, Imperial College London, Brunel University London, Austrian Academy of Sciences, CERN

- **12:15:** BRAM-based Function Reuse as an Alternative to Hardware Accelerators in Soft-Core Processors // Pedro Henrique Exenberger Becker, Anderson Luiz Sartor, Marcelo Brandalero, Tiago Jost, Luigi Carro and Antonio Carlos Schneider Beck; Universidade Federal do Rio Grande do Sul (UFRGS).....N/A
- **12:20:** Making a Case for an ARM Cortex-A9 CPU Interlay Replacing the NEON SIMD Unit // Jose Raul Garcia Ordaz and Dirk Koch; The University of Manchester.....421
- **12:25:** Exploration of OpenCL for FPGAs using SDAccel and Comparison to GPUs and Multicore CPUs // Lester Kalms and Diana Goehringer; Ruhr-Universität Bochum, TU Dresden.....425

**Session 5b: Efficient FPGA architectures**

**Wed, Sept. 6**

- **10:45:** High-Quality View Interpolation Based on Depth Maps and Its Hardware Implementation [Slides] // Yanzhe Li, Luc Claesen and Kai Huang; Zhejiang University, Hasselt University.....429
- **11:10:** FPGA Acceleration of Multilevel ORB Feature Extraction for Computer Vision [Slides] // Joshua Weberbuss, Lindsay Kleeman, David Boland and Tom Drummond; Monash University, University of Sydney, Australian Centre of Excellence for Robotic Vision.....435
- **11:35:** Toward A Pixel-Parallel Architecture for Graph Cuts Inference on FPGA // Tianqi Gao, Jungwook Choi, Shang-nien Tsai and Rob A. Rutenbar; University of Illinois at Urbana-Champaign, IBM T. J. Watson Research Center, WorldQuant LLC, University of Pittsburgh.....443
- **11:45:** Parallel RRT* Architecture Design for Motion Planning // Size Xiao, Neil Bergmann and Adam Postula; The University of Queensland.....447
- **11:50:** K-means clustering on CGRA // Joao Lopes, Jose Sousa, Mario Vestias and Horácio Neto; INESC-ID / ISEL, University of Lisboa.....451
- **11:55:** FPGA Modeling Techniques for Detecting and Demodulating Multiple Wireless Protocols // Benjamin Drozdenko, Suranga Handagala, Kaushik Chowdhury and Miriam Leeser; Louisiana Tech University, Northeastern University.....455
- **12:00:** An Implementation of List Successive Cancellation Decoder with Large List Size for Polar Codes // ChenYang Xia, YouZhe Fan, Ji Chen, Chi-Ying Tsui, ChongYang Zeng, Jie Jin and Bin Li; Hong Kong University of Science and Technology, Huawei Technologies.....459

**PhD Forum elevator pitches**

**Wed, Sept. 6**

- **14:30:** Mapping of P4 Match Action Tables to FPGA [Slides] // Michal Kekely and Jan Korenek; Brno University of Technology, Czech republic.....463
- **14:35:** Dynamic Power Estimation Based on Switching Activity Propagation [Slides] // Yehya Nasser, Jean-Christophe Prevotet, Jordane Lorandel and Maryline Helard; L’institut d’électronique et de télécommunications de Rennes (IETR) Institut national des sciences appliquées de Rennes (INSA RENNES).....465
- **14:40:** Functional & timing in-hardware verification of FPGA-based designs using unit testing frameworks // Julian Caba, Fernando Rincón and Julio Dondo Gazzano; Department of Technology and Information Systems, University of Castilla-La Mancha.....467
- **14:45:** Application-Specific Soft-Core Vector Processor for Advanced Driver Assistance Systems // Stephan Nolting, Florian Giesemann, Julian Hartig, Achim Schneider and Guillermo Payá Vayá; Institute of Microelectronic Systems, Leibniz Universität Hannover.....469
- **14:50:** In-Network Online Data Analytics with FPGAs // Ryan Cooke and Suhaib A. Fahmy; School of Engineering, University of Warwick.....471
Session 6b: Physical Unclonable Functions and Authentication

Wed, Sept. 6

- **16:15:** A Fair and Comprehensive Large-Scale Analysis of Oscillation-Based PUFs for FPGAs // Alexander Wild, Georg T. Becker and Tim Güneysu; NXP Semiconductors, DSI Berlin, University of Bremen.....473
- **16:40:** The Monte Carlo PUF // Vladimir Rozic, Bohan Yang, Jo Vliegen, Nele Mentens and Ingrid Verbauwhede; COSIC, KU Leuven.....480
- **17:05:** Transparent Memory Encryption and Authentication // Mario Werner, Thomas Unterluggauer, Robert Schilling, David Schaffennath, Stefan Mangard; Graz University of Technology.....486

Session 6a: Heterogeneous systems design and evaluation

Wed, Sept. 6

- **16:15:** PAAS: A System Level Simulator for Heterogeneous Computing Architectures // Tingyuan Liang, Liang Feng, Sharad Sinha and Wei Zhang; The Hong Kong University of Science and Technology, Nanyang Technological University.....492
- **16:40:** Heterogeneous Virtualized Network Function Chaining of FPGAs and CPUs for the Data Center [Slides] // Naif Tarafdar, Thomas Lin, Nariman Eskandari, David Lion, Alberto Leon-Garcia and Paul Chow; University of Toronto.....500
- **17:05:** Deflection-Routed Butterfly Fat Trees on FPGAs [Slides] // Nachiket Kapre; University of Waterloo.....508

Session 6c: Reconfigurable and dataflow systems applications

Wed, Sept. 6

- **16:15:** Learning-based Interconnect-aware Dataflow Accelerator Optimization // Shuangnan Liu and Benjamin Carrion Schaefer; The Hong Kong Polytechnic University, The University of Texas at Dallas.....516
- **16:40:** Reconfigurable Acceleration of Genetic Sequence Alignment: A Survey of Two Decades of Efforts [Slides] // Ho-Cheung Ng, Shuanglong Liu and Wayne Luk; Imperial College London.....523
- **17:05:** Reliable SEU Monitoring and Recovery using a Programmable Configuration Controller // Lingkan Gong, Alexander Kroh, Dimitris Agiakatsikas, Nguyen T. H. Nguyen, Ediz Cetin and Oliver Diessel; University of New South Wales, Macquarie University.....531

Additional Papers

- ARMHEx: a framework for efficient DIFT in real-world SoCs // M. A. Wahab, P. Cortet, M. N. Allah, G. Hiet, V. Lapotre, G. Gogniat; IETR, SCEE research group, INRIA, CIDRE research group and Univ. Bretagne-Sud.....537
- Demonstration of a Partial Reconfiguration based Microphone Array Network Emulator // B. da Silva, F. Dominguez, A. Braeken and A. Touhafi; Dept. of Industrial Sciences, VUB and Escuela Superior Politecnica del Litoral.....538
- Complete activation scheme for FPGA-oriented IP cores Design Protection // B. Colombier, U. Mureddu, M. Laban, O. Petura, L. Bossuet, and V. Fischer; Hubert Curien Laboratory and Technical University of Kosice.....539
- doppioDB: A Hardware Accelerated Database // D. Sidler, M. Owaida, Z. Istvan, K. Kara, and G. Alonso; Systems Group, Department of Computer Science(ETH ZURICH).....540
- Evaluating Irregular Memory Access on OpenCL FPGA Platforms: a Case Study with XSBench // Y. Luo, X. Wen, K. Yoshii, S. Ogrenci-Memik, H. Finkel and F. Cappello; Dept. of Electrical Engineering and Computer Science (Northwestern University), Mathematics and Computer Science Division and Leadership Computing Facility (Argonne National Laboratory).....541
- FPGA acceleration of SPark applications in a Pynq cluster // C. Kachris, E. Koromilas, I. Stamelos, D. Soudris; ICCS/NTUA and ECE, NTUA.....545
FPGA Implementation of Edge-Guided Pattern Generation for Motion-Vector Estimation of Textureless Objects // A. Tanibata, A. Schmid, S. Takamaeda-Yamazaki, M. Ikebe, M. Motomura, and T. Asai; Graduate School of Information Science and Technology (Hokkaido University) and Microelectronic Systems Laboratory (Ecole Polytechnique Federale de Lausanne).....546

A Demonstration of the GUINNESS: A GUI based Neural Network Synthesizer for an FPGA // H. Nakahara, H. Yonekawa, T. Fujii, M. Shimoda and S. Sato; Tokyo Institute of Technology.....547

Kiwi Scientific Acceleration at Large: Incremental Compilation and Multi-FPGA HLS Demo // D. J. Greaves; University of Cambridge Computer Laboratory.....548

Line Rate Programmable Packet Processing in 100Gbps Networks // P. Benacek, V. Pus, J. Korenek, and M. Kekely; CESNET and Netcope Technologies.....549


Relocation-Aware Communication Network for Circuits on Xilinx FPGAs // A. Adetomi, G. Enemali and T. Arslan; Institute for Integrated Micro and Nano Systems School of Engineering (University of Edinburgh).....551