
Pythagorion, Greece
17-20 July 2017
# Table of Contents

## SESSION 1: Architectures and Accelerators

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exploring Different Execution Paradigms in Exposed Datapath Architectures with Buffered Processing Units</td>
<td>1</td>
</tr>
<tr>
<td><em>Anoop Bhagyanath and Klaus Schneider</em></td>
<td></td>
</tr>
<tr>
<td>RACOS: Transparent Access and Virtualization of Reconfigurable Hardware Accelerators</td>
<td>11</td>
</tr>
<tr>
<td><em>Charalampos Vatsolakis and Dionisios Pnevmatikatos</em></td>
<td></td>
</tr>
<tr>
<td>System on Chip Generation for Multi-Sensor and Sensor Fusion Applications</td>
<td>20</td>
</tr>
<tr>
<td><em>Tobias Lieske, Benjamin Pfundt, Steffen Vaas, Marc Reichenbach, and Dietmar Fey</em></td>
<td></td>
</tr>
<tr>
<td>An Event-based Network-on-Chip Debugging System for FPGA-based MPSoCs</td>
<td>30</td>
</tr>
<tr>
<td><em>Habib ul Hasan Khan, Jens Rettkowski, Mohamed Eldafrawy, and Diana Göhringer</em></td>
<td></td>
</tr>
</tbody>
</table>

## SESSION 2: Modelling and Simulation

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SysRT: A Modular Multiprocessor RTOS Simulator for Early Design Space Exploration</td>
<td>38</td>
</tr>
<tr>
<td><em>Jun Xiao, Andy Pimentel, and Giuseppe Lipari</em></td>
<td></td>
</tr>
<tr>
<td>Network/System Co-Simulation for Design Space Exploration of IoT Applications</td>
<td>46</td>
</tr>
<tr>
<td><em>Zhuoran Zhao, Vasileios Tsoutsouras, Dimitrios Soudris, and Andreas Gerstlauer</em></td>
<td></td>
</tr>
<tr>
<td>A Generic Processing in Memory Cycle Accurate Simulator under Hybrid Memory Cube Architecture</td>
<td>54</td>
</tr>
<tr>
<td><em>Geraldo F. Oliveira, Paulo C. Santos, Marco A. Z. Alves, and Luigi Carro</em></td>
<td></td>
</tr>
<tr>
<td>System Simulation with gem5 and SystemC The Keystone for Full Interoperability</td>
<td>62</td>
</tr>
<tr>
<td><em>Christian Menard, Jeronimo Castrillon, Matthias Jung, and Norbert When</em></td>
<td></td>
</tr>
</tbody>
</table>
SESSION 3: ASIPs and Hardware Accelerators

SPynq: Acceleration of Machine Learning Applications over Spark on Pynq

Christoforos Kachris, Elias Koromilas, Ioannis Stamatos, and Dimitrios Soudris

Balanced Application-Specific Processor System for Efficient SIFT-Feature Detection

Julian Hartig, Guillermo Payá Vayá, Nico Mentzer, and Holger Blume

Analyzing the Trade-Off between Power Consumption and Beamforming Algorithm Performance using a Hearing Aid ASIP

Lukas Gerlach, Guillermo Payá Vayá, Shuang Liu, Moritz Weißbrich, Holger Blume, Daniel Marquardt, and Simon Doclo

SESSION 4: Neural Networks

Can a reconfigurable architecture beat ASIC as a CNN accelerator?

Syed M. A. H. Jafri, Ahmed Hemani, and Dimmitrios Stathis

Adaptive Runtime Exploiting Sparsity in Tensor of Deep Learning Neural Network on Heterogeneous Systems

Kuo-You Peng, Sheng-Yu Fu, Yu-Ping Liu, and Wei-Chung Hsu

Neuromorphic Self-Organizing Map Design for Classification of Bioelectric-Timescale Signals

Johan Mes, Ester Stienstra, Xuefei You, Sumeet S. Kumar, Amir Zjajo, Carlo Galuzzi, and Rene van Leuken

SESSION 5: Application Analysis and Optimization

Evaluation of Fine-grained Parallelism in AUTOSAR Applications

Alexander Stegmeier, Sebastian Kehr, Dave George, Christian Bradatsch, Milos Panic, Bert Bödecker, and Theo Ungerer

FPGA-based Evaluation Platform for Disaggregated Computing

Dimitris Theodoropoulos, Nikolaos Alachiotis, and Dionisios Pnevmatikatos

Towards Real-Time Whisker Tracking in Rodents for Studying Sensorimotor Disorders

Yang Maz, Prajith Ramakrishnan Geethakumari, Georgios Smaragdos, Sander Lindeman, Vincenzo Romano, Mario Negrello, Ioannis Sourdis, Laurens W.J. Bosman, Chris I. De Zeeuw, Zaid Al-Ars, and Christos Strydis

Algorithmic and memory optimizations on multiple application mapping onto FPGAs

Harry Sidiropoulos, Ioannis Koutras, Dimitrios Soudris, and Kostas Siozios

SESSION 6: Compiler Optimizations

Extraction of Recursion Level Parallelism for Embedded Multicore Systems

Miguel Angel Aguilar, Rainer Leupers, Gerd Ascheid, and Juan Fernando Eusse

Dynamic Function Specialization

Arif Ali AP and Erven Rohou
Exposed Datapath Optimizations for Loop Scheduling .......................... 171
Heikki O. Kultala, Pekka O. Jääskeläinen, Johannes Ijzerman, Lasse K. Lehtonen, Timo T. Vaitanan, Markku J. Mäkiö, and Jarmo H. Takala

Using a Genetic Algorithm Approach to Reduce Register File Pressure during Instruction Scheduling .......... 179
Florian Giesemann, Guillermo Payá Vayá, Lukas Gerlach, and Holger Blume

SESSION 7: Application Mapping and Scheduling .......................... 188

Run-time Mapping Algorithm for Dynamic Workloads using Process Merging Transformations .................. 188
Sima Sinaei, Omid Fatemi, and Andy D. Pimentel

DVFS-Enabled Power-Performance Trade-Off in MPSoC SW Application Mapping .................. 196
Gereon Onnebrink, Florian Walbroel, Jonathan Klimt, Rainer Leupers, and Gerd Ascheid

Energy-Efficient Scheduling of Throughput-Constrained Streaming Applications by Periodic Mode Switching ...... 203
Sobhan Niknam and Todor Stefanov

Relaxed Subgraph Execution Model for the Throughput Evaluation of IBSDF Graphs .................. 213
Hamza Deroui, Karol Desnos, Jean-François Nezan, and Alix Munier-Kordon

SPECIAL SESSION ON: Virtual Prototyping of Parallel and Embedded Systems (VIPES) ........... 221

A New State Model for DRAMs Using Petri Nets .................. 221
Matthias Jung, Kira Kraft, and Norbert When

Virtual Environment for Developing Real-Time Image Processing for Vehicle Control .................. 227
Yuranan Kitrungrotsakul, Kiyofumi Tanaka, Masanobu Hashimoto, and Shuichi Onishi

Supervised Testing of Concurrent Software in Embedded Systems .................. 233
Jasmin Jahić, Thomas Kuhn, Matthias Jung, and Norbert When

Task Graph Mapping and Scheduling on Heterogeneous Architectures Under Communication Constraints ........ 239
A. Emeretlis, T. Tsakoulis, G. Theodoridis, P. Alefragis, and N. Voros

SPECIAL SESSION ON: Architectures and design tools for secure embedded systems ........... 245

Introduction to the Special Session on Architectures and Design Tools for Secure Embedded Systems ........ 245
Francesco Regazzoni

Location-Based Leakages: New Directions in Modeling and Exploiting .................. 246
Christos Andrikos, Giorgos Rassias, Liran Lerman, Kostas Papagiannopoulos, and Lejla Batina

Survey of Secure Processors .................. 253
Suman Sau, Jawad Haj-Yahya, Ming Ming Wong, Kwok Yan Lam, and Anupam Chattopadhyay

Pipelined FPGA coprocessor for Elliptic Curve Cryptography based on Residue Number System ........... 261
Pedro Miguens Matutino, Juvenal Araújo, Leonel Sousa, and Ricardo Chaves
Hiding Side-channel Leakage through Hardware Randomization: a Comprehensive Overview ................................. 269

Nele Mentens

The Design Space of the Number Theoretic Transform: a Survey ............................................................... 273

Felipe Valencia, Ayesha Khalid, Elizabeth OSullivan, and Francesco Regazzoni

SPECIAL SESSION ON: Energy-efficient and accelerated servers 278

Hardware Accelerators for Financial Applications in HDL and High Level Synthesis ................................. 278

Ioannis Stamoulis, Christoforos Kachris, and Dimitrios Soudris

Thermal Characterization of Next-Generation Workloads on Heterogeneous MPSoCs ................................. 286

Arman Iranfar, Federico Terraneo, William Andrew Simon, Leon Dragić, Igor Piljić, Marina Zapater, William
Fornaciari, Mario Kovac, and David Atienza

Access-Aware DRAM Failure-Rate Estimation under Relaxed Refresh Operations ................................. 292

Konstantinos Tovletoğlu, Dimitrios S. Nikolopoulos, and Georgios Karakonstantis

A Software-defined Architecture and Prototype for Disaggregated Memory Rack Scale Systems ................. 300

Dimitris Syrivelis, Andrea Reale, Kostas Katrinis, Ilias Syrigos, Macej Bielski, Dimitris Theodoropoulos, and
Dionisios N. Pnevmatikatos

The ANTAREX Tool Flow for Monitoring and Autotuning Energy Efficient HPC Systems ......................... 308

Cristina Silvano, Giovanni Agosta, Jorge Barbosa, Andrea Bartolini, Andrea R. Beccari, Luca Benini, João
Bispo, João M.P. Cardoso, Carlo Cavazzoni, Stefano Cherubin, Radim Cmar, Davide Gadioli, Candida
Manelfi, Jan Martinovic, Ricardo Nobre, Gianluca Palermo, Martin Palkovic, Pedro Pinto, Erven Rohou,
Nico Sanna, and Katerina Slaninová

Author Index ........................................................................................................................................ 317