2017 18th International Workshop on Microprocessor and SOC Test and Verification (MTV 2017)

Austin, Texas, USA
11 – 12 December 2017
Table of Contents

Preface.........................................................................................................................................................vii
Acknowledgment .......................................................................................................................................viii
Conference Organization ...........................................................................................................................ix
Program Committee.....................................................................................................................................x
Corporate Sponsors ...................................................................................................................................xi

Test Generation and Verification
A Unified UVM Architecture for Flash-Based Memory ..................................................................................1
   Khaled Salah
SequenceLanguage: A Constraint Random MP-RIS Generation Framework .................................................5
   Madhu Karreddy Pappireddy and Bipin Ravi
Maintaining ISA Specifications in MicroTESK Test Program Generator ......................................................10
   Mikhail Chupilko, Alexander Kamkin, Artem Kotsynyak, Alexander Protsenko,
   Sergey Smolov, and Andrei Tatarnikov
Automation of Processor Verification Using Recurrent Neural Networks ......................................................15
   Martin Fajcik, Pavel Smrz, and Marcela Zachariasova
Anvil: Best in Class Multiprocessor Coherency Verification Tool .................................................................21
   Kaushik Gopalakrishnan and Bipin Ravi
Dynamic Exerciser Template Weighting in x86 Processor Verification .........................................................26
   Ahmed Wahba, Justin Hohnerlein, Farhan Rahman, and Li-C. Wang
Validation of Context Preserving Thread-Level Speculative Execution Using N-Queens: Comparison of Non-CPSE and CPSE-enabled Applications .........................................................32
   Jack Lawrence Mason
TLM Virtual Platform for Fast and Accurate Power Estimation ..................................................................35
   Ahmed Abdel-Haleem and Magdy A. El-Moursy
Electromagnetic (EM) Crosstalk Failures and Symptoms in SoC Designs .................................................39
   Anand Raman, Yorgos Koutsoyannopoulos, and Magdy Abadir
Security

iPUF: Interconnect PUF with Self-Masking Circuit for Performance
Enhancement .......................................................................................................................... 45
Liting Yu, Xiaoxiao Wang, Fahim Rahman, and Mark Tehranipoor

Hardware-Assisted Cybersecurity for IoT Devices ................................................................. 51
Fahim Rahman, Mohammad Farmani, Mark Tehranipoor, and Yier Jin

A Security-Aware Pre-partitioning Technique for 3D Integrated Circuits ................................ 57
Siroos Madani and Magdy Bayoumi

Identifying and Measuring Security Critical Path for Uncovering Circuit Vulnerabilities
.............................................................................................................................................. 62
Wei Hu, Armaiti Ardeshiricham, and Ryan Kastner

Modeling and Analysis of Secure Processor Extensions Based on Actor Networks
..................................................................................................................................................... 68
Mark Nelson and Peter-Michael Seidel

Author Index ................................................................................................................................ 74