2018 IEEE 48th International Symposium on Multiple-Valued Logic
ISMVL 2018

Table of Contents

Preface x
Organizing Committee xi
Program Committee xii
External Reviewers xiii

Session 1A: Quaternary Logic

Quaternary Generalized Boolean Bent Functions Obtained Through Permutation of Binary Boolean Bent Functions 1
Radomir S. Stankovic (Mathematical Institute of SANU), Milena Stankovic (Niš), Jaakko Astola (Tampere University of Technology), and Claudio Moraga (Technical University of Dortmund)

Quaternary Debiasing for Physically Unclonable Functions 7
Manami Suzuki (Tohoku University), Rei Ueno (Tohoku University), Naofumi Homma (Tohoku University), and Takafumi Aoki (Tohoku University)

Characterization of Quaternary Threshold Functions in the Vilenkin-Chrestenson Basis 13
Ivan Prokic (University of Novi Sad)

Session 1B: Multiple-Valued Hardware

Application of Multiple-Valued Logic in Importance Analysis of k-out-of-n Multi-state Systems 19
Jozef Kostolny (University of Zilina), Elena Zaitseva (University of Zilina), Patrik Rusnak (University of Zilina), and Miroslav Kvassay (University of Zilina)

An Analog-to-Digital Converter Using Delta-Sigma Modulator Network 25
Takao Waho (Sophia University)

A Reconfigurable Arbiter PUF with 4 x 4 Switch Blocks 31
Elena Dubrova (Royal Institute of Technology (KTH))

Session 2A: Multiple-Valued Functions

Beyond Bits: A Quaternary FPGA Architecture Using Multi-Vt Multi-Vdd FDSOI Devices 38
Sumanta Chaudhuri (Telecom Paristech)
An Energy-Efficient Quaternary Serial Adder for Nanoelectronics 44
Shima Sedighiani (Eindhoven University of Technology) and Arman Kazemi
(Eindhoven University of Technology)

On a Memory-Based Realization of Sparse Multiple-Valued Functions 50
Tsutomu Sasao (Meiji University)

Session 2B: Security and More

Systematic Intrusion Detection Technique for an In-vehicle Network Based on Time-Series Feature Extraction 56
Hiroki Suda (Tohoku University), Masanori Natsui (Tohoku University), and Takahiro Hanu (Tohoku University)

On the Detectability of Hardware Trojans Embedded in Parallel Multipliers 62
Akira Ito (Tohoku University), Rei Ueno (Tohoku University), Naofumi Homma (Tohoku University), and Takafumi Aoki (Tohoku University)

Mining Latency Guarantees for RTL Designs 68
Jan Malburg (German Aerospace Center), Heinz Riener (Ecole Polytechnique Fédérale de Lausanne), and Gorschwin Fey (Hamburg University of Technology)

Session 3A: Algebra and Theory

Track-Down Operations on Bilattices 74
Damian E. Szmuc (IIF-SADAF)

One Class of Maximal Binary Monomials 80
Hajime Machida (Hitotsubashi University) and Jovanka Vanja Pantovic
(University of Novi Sad)

Commutation for Functions of Small Arity Over a Finite Set 85
Hajime Machida (Formerly with: Hitotsubashi University) and Ivo G. Rosenberg (Formerly with: Université de Montréal)

A Representation Theorem for Quantale Valued sup-algebras 91
Jan Paseka (Masaryk University) and Radek Šlesinger (Masaryk University)

Session 3B: Reversible Circuits

Synthesis of Reversible Circuits Using Conventional Hardware Description Languages 97
Zaid Alwardi (University of Bremen), Robert Wille (University Linz), and Rolf Drechsler (University of Bremen)

Reversible Circuit Optimization Based on Tabu Search 103
Alexandre A. A. de Almeida (FEIS - Univ Estadual Paulista), Gerhard W. Dueck (University of New Brunswick (UNB)), and Alexandre C. R. da Silva (FEIS - Univ Estadual Paulista)
Ternary/MV Reversible Functions with Component Functions from Different Equivalence Classes
Pawe Kerntopf (University of Łód), Radomir Stankovic (University of Niš), Krzysztof Podlask (University of Łód), and Claudio Moraga
(Technical University of Dortmund)

Generalizing the Concept of Scalable Reversible Circuit Synthesis for Multiple-Valued Logic
Alwin Zulehner (Johannes Kepler University Linz), P. Mercy Nesa Rani
(National Institute of Technology Meghalaya), Kamalika Datta (National Institute of Technology Meghalaya), Indranil Sengupta (Indian Institute of Technology), and Robert Wille (Johannes Kepler University Linz)

Session 4A: New Technologies and Applications

Logic Design Using Memristors: An Emerging Technology
Saeideh Shirinzadeh (University of Bremen), Kamalika Datta (National Institute of Technology Meghalaya), and Rolf Drechsler (University of Bremen)

Amoeba-Inspired Electronic Solution-Searching System and Its Application to Finding Walking Maneuver of a Multi-legged Robot
Kenta Saito (Hokkaido University), Naoki Suefuji (Hokkaido University), Seiya Kasai (Hokkaido University), and Masashi Aono (Keio University)

Specific Health Examination Data Prediction for Female Subjects with Unhealthy-Level Visceral Fat Using Self-Organizing Maps
Naotake Kamiura (University of Hyogo), Takayuki Yumoto (University of Hyogo), and Teijiro Isokawa (University of Hyogo)

Session 4B: Index Functions and Algebra

An Exact Method to Enumerate Decomposition Charts for Index Generation Functions
Jon Butler (Naval Postgraduate School) and Tsutomu Sasao (Meiji University)

An Exact Optimization Method Using ZDDs for Linear Decomposition of Index Generation Functions
Shinobu Nagayama (Hiroshima City University), Tsutomu Sasao (Meiji University), and Jon Butler (Naval Postgraduate School)

Saturated Models in Mathematical Fuzzy Logic
Guillermo Badia (Johannes Kepler University Linz) and Carles Noguera (Czech Academy of Sciences)

Session 5A: Design of Multiple-Valued Circuits I

Design of a Low-Power MTJ-Based True Random Number Generator Using a Multi-voltage/Current Converter
Shogo Mukaida (Tohoku University), Naoya Onizawa (Tohoku University), and Takahiro Hanyu (Tohoku University)
Multiple-Valued Random Digit Extraction ................................................................. 162
Micah Thornton (Southern Methodist University) and Mitchell Thornton
(Southern Methodist University)

Generating Synthetic MVL Benchmarks from Random MDDs Under Restrictions .......... 168
Milos Radmanovic (University of Niš) and Radomir Stankovic
(Mathematical Institute of SANU Belgrade)

Session 5B: Neural Networks

A Ternary Weight Binary Input Convolutional Neural Network: Realization on the Embedded Processor ................................................................. 174
Haruyoshi Yonekawa (Tokyo Institute of Technology), Shimpei Sato
(Tokyo Institute of Technology), and Hiroki Nakahara

Efficient Hardware Realization of Convolutional Neural Networks Using Intra-Kernel Regular Pruning ................................................................. 180
Maurice Yang (University of Waterloo), Mahmoud Faraj (University of Waterloo), Assem Hussein (University of Waterloo), and Vincent Gaudet
(University of Waterloo)

CNOT-Measure Quantum Neural Networks ................................................................. 186
Martin Lukac (Nazarbayev University), Kamila Abdiyeva (Nanyang Technological University), and Michitaka Kameyama (Ishinomaki Senshu University)

Session 6A: Design of Multiple-Valued Circuits II

Design Methodologies for Ternary Logic Circuits ..................................................... 192
Chetan Kumar Vudadha (BITS-Pilani) and MB Srinivas (BML Munjal University)

A Spectral Algorithm for Ternary Function Classification ........................................ 198
D. Michael Miller (University of Victoria) and Mathias Soeken (Ecole Polytechnique Federale Lausanne)

Synthesis of Multi-valued Literal Using Lukasiewicz Logic .................................... 204
Anmol Prakash Surhonne (Technical University of Munich), Debiyoti Bhattacharjee (Nanyang Technological University), and Anupam Chattopadhyay (Nanyang Technological University)

Session 6B: Circuits and Signals

Multi-valued Signal Generation and Measurement for PAM-4 Serial-Link Test .......... 210
Natsuki Sato (Gunma University), Takahito Chigira (Gunma University), Kohei Toyoda (Gunma University), Yosuke Iijima (National Institute of Technology), and Yasushi Yuminaka (Gunma University)

Realization of Arithmetic Operators Based on Stochastic Number Frequency Signal Representation ................................................................. 215
Mohammad M.A Taha (Portland State University) and Marek Perkowski
(Portland State University)

Algebra of Transient States of Postan Signals ............................................................ 221
Maciej Rudziecki (Retired)
Session 7A: Reed-Muller and Spectral

On the Number of Fixed Points of the Reed-Muller-Fourier Transform 229
Tamás Waldhauser (Bolyai Institute)

Generation of Ternary Bent Functions by Spectral Invariant Operations in the Generalized Reed-Muller Domain 235
Milena Stankovic (University of Niš), Claudio Moraga (Technical University of Dortmund), and Radomir Stankovic (Mathematical Institute of SANU)

On the Reed-Muller-Fourier Spectrum of Multiple-Valued Rotation Symmetric Functions 241
Claudio Moraga (Technical University of Dortmund), Radomir Stankovic (Mathematical Institute), and Jaakko Astola (Tampere University of Technology)

Session 7B: Quantum

Multi-valued Quantum Cascade Realization with Group Decomposition 247
Miroslav Saraïvanov (Portland State University) and Marek Perkowski (Portland State University)

Translating Between the Roots of the Identity in Quantum Computers 254
Wouter Castryck (Imec-COSIC), Jeroen Demeyer (Ghent University), Alexis De Vos (Ghent University), Oliver Keszocze (University of Bremen), and Mathias Soeken (EPFL)

A Radix-4 Chrestenson Gate for Optical Quantum Computation 260
Kaitlin N. Smith (Southern Methodist University), Tim P. LaFave Jr. (Southern Methodist University), Duncan L. MacFarlane (Southern Methodist University), and Mitchell A. Thornton (Southern Methodist University)

Author Index 267