2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2018)

Milano, Italy
10-12 July 2018
Performance Estimation of Deeply Pipelined Fluid Simulation on Multiple FPGAs with High-speed Communication Subsystem ................................................................. 97
Antoniette Mondigo, Kentaro Sano, and Hiroyuki Takizawa

Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection ................................................................. 101
Mitali Sinha, Sri Harsha Gade, Wazir Singh and Sujay Deb

A Scalable FPGA Design for Cloud N-Body Simulation .......................................................................................... 105
Emanuele Del Sozzo, Marco Raborzzi, Lorenzo Di Tucci, Donatella Sciuto, and Marco D. Santambrogio

Design Space Exploration for Orlando Ultra Low-Power Convolutional Neural Network SoC ................................................. 113
Ahmet Erdem, Cristina Silvano, Thomas Boeschz, and Andrea Ornstein

Hardware Compilation of Deep Neural Networks: An Overview ............................................................................. 120
Ruizhe Zhao, Shuanglong Liu, Ho-Cheung Ng, Erwei Wang, James J. Davis, Xinyu Niu, Xiwei Wang, Huihong Shi, George A. Constantinides, Peter Y. K. Cheung, and Wayne Luk

Edge Intelligence: Challenges and Opportunities of Near-Sensor Machine Learning Applications .......................... 128
George Plastiras, Maria Terzi, Christos Kyrkou, Theocharis Theocharides

Towards Hardware Accelerated Reinforcement Learning for Application-Specific Robotic Control ........... 135
Shengjia Shao, Jason Tsai, Michal Mysior, Wayne Luk, Thomas Chau, Alexander Warren, and Ben Jeppesen

Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutional Neural Networks .................................................................................. 143
Sasindu Wijeratne, Sandaruwan Jayawee, Mahesh Dananjaya and Ajith Pasqual

Synthetic Data Approach for Classification and Regression ..................................................................................... 150
Yang Yue, Ying Li, Kexin Yi, and Zhonghai Wu

A Customized Processing-in-Memory Architecture for Biological Sequence Alignment ....................................... 158
Nasrin Akbari, Mehdi Modarressi, Masoud Daneshfalal, Mohammad Loni

Adaptively Banded Smith-Waterman Algorithm for Long Reads and Its Hardware Accelerator ...................... 166
Yi-Lun Liao, Yu-Cheng Li, Nai-Chyun Chen, Yi-Chang Lu

FPGA-based PairHMM Forward Algorithm for DNA Variant Calling ........................................................................ 175
Davide Sampietro, Chiara Crippa, Lorenzo Di Tucci, Emanuele Del Sozzo, Marco D. Santambrogio

GPU Acceleration of Advanced k-mer Counting for Computational Genomics ....................................................... 183
Huiren Li, Anand Ramachandran, and Deming Chen

A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine .............. 187
Jose Raul Garcia Ordaz and Dirk Koch

REMAP: Remote mEmory Manager for DisAggregated Platforms ........................................................................... 195
Dimitris Theodoropoulos, Andrea Reale, Dimitris Syrivelis, Maciej Bielski, Nikolaos Alachiotis, Dionisios Pneumatikatos

Dynamic Coherent Cluster: A Scalable Sharing Set Management Approach ........................................................... 203
Julie Dumasy, Eric Guthmullerx, and Frédéric Pétrotz

Compressive Sensing on Storage Data: An Effective Solution to Alleviate I/O Bottleneck in Data-Intensive Workloads ........................................................................................................ 211
Hosein Mohammadi Makrani, Hossein Sayadi, Sai Manoj, Setareh Raftirad, and Houman Homayoun
Clean the Scratch Registers: A Way to Mitigate Return-Oriented Programming Attacks ............................................... 219
Zelin Rong, Peidai Xie, Jingyuan Wang, Shenglin Xu, Yongjun Wang

BiSME: A Hardware Coprocessor to Perform Signature Matching at Multi-Gigabit Rates .............................................. 227
Subramanian Shiva Shankar, Lin PinXing, Andreas Herkersdorf, and Thomas Wild

Clarifications and Optimizations on Rounding for IEEE-compliant Floating-Point Multiplication........................................ 236
Tuan D. Nguyen, Son Bui, and James E. Stine

Meta-implementation of Vectorized Logarithm Function in Binary Floating-point Arithmetic ...................................... 244
Hugues de Lassus Saint-Geniès, Nicolas Brunie, and Guillaume Revy

A Highly Accurate Energy Model for Task Execution on Heterogeneous Compute Nodes ............................................. 252
Achim Losch and Marco Platzner

Fast Energy Estimation Through Partial Execution of HPC Applications ........................................................................... 260
Juan Carlos Salinas-Hilburg, Marina Zapatery, Jose M. Moyaz, Jose L. Ayala

Invasive Computing for Predictability of Multiple Non-functional Properties: A Cyber-Physical System Case Study ....................................................................................................................... 268
Ericles Sousa, Michael Witterauf, Marcel Brand, Alexandru Tanase, Frank Hannig, and Jurgen Teich

Author Index................................................................................................................................................................277