2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2018)

Lille, France
9 – 11 July 2018
# TABLE OF CONTENTS

AWAIT: AN ULTRA-LIGHTWEIGHT SOFT-ERROR MITIGATION MECHANISM FOR NETWORK-ON-CHIP LINKS ................................................................. 1

ROUTING PARTIAL PERMUTATIONS IN INTERCONNECTION NETWORKS BASED ON RADIX SORTING ................................................................. 7
T. Jain, K. Schneider

TOWARDS A SAFETY AND ENERGY AWARE PROTOCOL FOR WIRELESS COMMUNICATION .............................................................................. 17
J. Hoffmann, D. Kaschnerus, T. Jones, M. Hubner

A SCALABLE FPGA ARCHITECTURE FOR FLEXIBLE, LARGE-SCALE, REAL-TIME RF CHANNEL EMULATION ............................................................. 23
A. Chaudhari, M. Braun

A NEURAL NETWORK BASED HANDOVER FOR MULTI-RAT HETEROGENEOUS NETWORKS WITH LEARNING AGENT ................................................. 31
M.-A.-F. Rihani, M. Mroue, J.-C. Prévotet, F. Nouvel, Y. Mohanna

A MULTIMODE SOC FPGA-BASED ACOUSTIC CAMERA FOR WIRELESS SENSOR NETWORKS ............................................................... 37
B. Da Silva, L. Segers, Y. Rasschaert, Q. Quevy, A. Braeken, A. Touhafi

APPLICATION CONTROL AND MONITORING IN HETEROGENEOUS MULTIPROCESSOR SYSTEMS ............................................................. 45
C. Leech, G. M. Bragg, D. Balsamo, E. Wachter, G. V. Merrett, B. M. Al-Hashimi

A COMPILER-CENTRIC INFRA-STRUCTURE FOR WHOLE-BOARD ENERGY MEASUREMENT ON HETEROGENEOUS ANDROID SYSTEMS .................................................................................. 53
J. C. R. Da Silva, F. M. Q. Pereira, M. Frank, A. Gamatie

EXPLORING HYBRID MEMORY CACHES IN CHIP MULTIPROCESSORS .................................................................................................................... 61
B. Donyanavarod, A. H. M. Monazzah, T. Muck, N. Dutt

TEMPLATE ARCHITECTURES FOR HIGHLY SCALABLE, MANY-CORE HETEROGENEOUS SOC: COULD-OF-CHIPS .................................................................................. 69
G. Bousdras, F. Quitin, D. Milojevic

EVALUATION OF HETEROGENEOUS MULTICORE CLUSTER ARCHITECTURES DESIGNED FOR MOBILE COMPUTING ................................................... 76
D. Novo, A. Nocua, F. Bruguier, A. Gamatie, G. Sassatelli

AN INTEGRATED TOOLCHAIN FOR OVERLAY-CENTRIC SYSTEM-ON-CHIP ............................................................................................................. 84
J.-C. Le Lann, T. Bollengier, M. Najem, L. Lagadec

A UNIFIED HARDWARE/SOFTWARE MONITORING METHOD FOR RECONFIGURABLE COMPUTING ARCHITECTURES USING PAPI .......................................................................................... 92
L. Suriano, D. Madronal, A. Rodriguez, E. Juarez, C. Sanz, E. De La Torre

AMIDAR PROJECT: LESSONS LEARNED IN 15 YEARS OF RESEARCHING ADAPTIVE PROCESSORS .................................................................................. 100
D. L. Wolf, L. J. Jung, T. Ruschke, Changgong Li, C. Hochberger

ENERGY-EFFICIENT EXECUTION OF CRYPTOGRAPHIC HASH FUNCTIONS ON BIG.LITTLE ARCHITECTURE ...................................................................... 108
O. Korber, J. Keller, S. Holmbacka

AN FPGA TARGET FOR THE STARPU HETEROGENEOUS RUNTIME SYSTEM ............................................................................................................. 115
G. Christodoulis, F. Broquedis, O. Muller, M. Selva, F. Desprez

SPECIFICATION OF SIMULATION MODELS FOR NOCS IN HETEROGENEOUS 3D SOCS ........................................................................................................ 123
J. M. Joseph, L. Bamberg, G. Krell, I. Hajjar, A. Garcia-Ortiz, T. Pionteck

SYSTEM-LEVEL DESIGN AND VIRTUAL PROTOTYPING OF A TELECOMMUNICATION APPLICATION ON A NUMA PLATFORM ...................................................................................... 131
D. Genius, L. Aprville

Author Index