
Bento Goncalves – RS, Brazil
27-31 August 2018
Session 1: Digital Circuits and Applications I

IMPROVING ENERGY EFFICIENCY ON PARTIALLY REVERSIBLE PIPELINED QCA CIRCUITS 1
Marco Ribeiro, Iago Carvalho, Jeferson Chaves and Omar Vilela Neto

BANCS: BIDIRECTIONAL ALTERNATING NANOMAGNETIC CLOCKING SCHEME 7
Ruan Evangelista Formigoni, Omar Vilela Neto and José Augusto Nacif

LOW-POWER AND HIGH-THROUGHPUT ARCHITECTURE FOR 3D-HEVC DEPTH MODELING MODE 4 13
Mariana Ucker, Vladimir Afonso, Luan Audibert, Altamiro Susin, Bruno Zatt, Marcelo Porto and Luciano Agostini

A POWER-EFFICIENT AND HIGH-THROUGHPUT HARDWARE DESIGN FOR 3D-HEVC DISPARITY ESTIMATION 19
Murilo Perleberg, Vladimir Afonso, Ruhan Conceição, Altamiro Susin, Luciano Agostini, Bruno Zatt and Marcelo Porto

Session 2: SoC, NoC and Reconfigurable Systems

EFFICIENT HARDWARE IMPLEMENTATION OF THE FAST HYBRID MORPHOLOGICAL RECONSTRUCTION ALGORITHM 25
Oscar Anacona, Felipe Cabral, Renato Sampaio, George Teodoro, Ricardo Jacobi and Carlos Llanos

FAULT-TOLERANCE AT THE MANAGEMENT LEVEL IN MANY-CORE SYSTEMS 31
Vinicius Fochi, Luciano Caimi, Marcelo Holgado and Fernando Moraes

EXPLORING ASYNCHRONOUS END-TO-END COMMUNICATION THROUGH A SYNCHRONOUS NOC 37
Iaçanã Ianiski Weber, Leonardo Londero de Oliveira, Fernanda Moraes and Everton Alceu Carara

EXTRACTING PACKET DEPENDENCE FROM NOC SIMULATION TRACES USING ASSOCIATION RULE MINING 43
Weslley Nojosa Costa, Lucas Pereira Lima and Otavio Alcantara

Session 3: Digital Circuits and Applications II

LOW-POWER HEVC 1-D IDCT HARDWARE ARCHITECTURE 49
Luciano Braatz, Daniel Palomino, Bruno Zatt, Luciano Agostini and Marcelo Schiavon Porto
HIGH THROUGHPUT ARCHITECTURE FOR VP9 FRACTIONAL MOTION ESTIMATION 55
Jones Goebel, Lucas Agostini, Bruno Zatt, Luciano Agostini and Marcelo Schiavon Porto

EXPLOITING PARTIAL DISTORTION ELIMINATION IN THE SUM OF ABSOLUTE DIFFERENCES FOR ENERGY-EFFICIENT HEVC INTEGER MOTION ESTIMATION 61
Brunno Abreu, Gustavo Santana, Mateus Grellert, Guilherme Paim, Leandro Rocha and Sergio Bampi

OPTIMIZATION OF SINGLE-STAGE FFT ARCHITECTURES USING MULTIPLE CONSTANT MULTIPLICATION 67
João Guilherme Nizer Rahmeier, Eduardo A. C. da Costa, Alessandro Girardi and Sidinei Ghissoni

AN FPGA-BASED RFID BASEBAND PROCESSOR USING A RISC-V PLATFORM 73
Pedro Ishimaru, Vanessa Ogg, antonyus ferreira, Cecil Melo and Edna Barros

A NOVEL LIMITER WITH APPLICATION IN CREST FACTOR REDUCTION TECHNIQUES FOR WIRELESS COMMUNICATIONS 79
Leandro Silva and Eduardo Lima

Session 4: Reliability & Verification

16NM 6T AND 8T CMOS SRAM CELL ROBUSTNESS AGAINST PROCESS VARIABILITY AND AGING EFFECTS 85
Roberto Almeida, Paulo Butzen and Cristina Meinhardt

EVALUATION OF COMPILER OPTIMIZATION FLAGS EFFECTS ON SOFT ERROR RESILIENCY 91
Guilherme Medeiros, Felipe Bortolon, Luciano Ost and Ricardo Reis

A DISTRIBUTED FUNCTIONAL VERIFICATION ENVIRONMENT FOR THE DESIGN OF SYSTEM-ON-CHIP IN HETEROGENEOUS ARCHITECTURES 97
Thiago Silva, Daniel Moraes, Halamo Reis, Felipe Nunes, Emar Melcher, Antonio Marcus Lima and Alisson Brito

AN ADAPTIVE CLOSED-LOOP VERIFICATION APPROACH IN UVM-SYSTEMC FOR AMS CIRCUITS 103
Jeferson Barros, Djones Lettnin and Victor Schulz
Session 5: Analog, RF, Mixed Signal Circuits and Applications I

PUSH-PULL BASED OPERATIONAL TRANSCONDUCTOR AMPLIFIER TOPOLOGIES FOR ULTRA LOW VOLTAGE SUPPLIES 109
Luis Henrique Rodovalho

A CHARGE-SHARING BANDPASS FILTER TOPOLOGY WITH BOOSTED Q-FACTOR IN 40-NM CMOS 115
Filipe Dias Baumgratz, Sandro Binsfeld Ferreira, Michiel Steyaert, Sergio Bampi and Filip Tavernier

A DIFFERENTIAL LOW POWER WAKE-UP CIRCUIT BASED ON SYSTEMATIC OFFSET FOR RFID APPLICATIONS 121
Rafael Santiago Cantalice, Daniel Barcelos, Fabricio Mattos and Fernando Paixão Cortes

LOW POWER BULK-DRIVEN OTA DESIGN OPTIMIZATION USING CUCKOO SEARCH ALGORITHM 127
Anderson Fortes, Luiz Antonio da Silva Júnior and Alessandro Girardi

DESIGN OF AN RF SIX-MODE CMOS POWER AMPLIFIER FOR EFFICIENCY IMPROVEMENT AT POWER BACKOFF 134
Bruno Tarui, Fávero Santos, Edson Santos, Bernardo Leite and Andre Mariano

Session 6: SoCs & MPSoCs

A DESIGN PATTERNS-BASED MIDDLEWARE FOR MULTIPROCESSOR SYSTEMS-ON-CHIP 140
Jean Carlo Hamerski, Geancarlo Abich, Ricardo Reis, Luciano Ost and Alexandre Amory

SECURE ENVIRONMENT ARCHITECTURE FOR MPSoCS 146
Bruno Scherer Oliveira, Henrique Medina, Anderson Santana and Fernando Moraes

IMPROVING SOFTWARE PRODUCTIVITY AND PERFORMANCE THROUGH A TRANSPARENT SIMD EXECUTION 152
Michael Guilherme Jordan, Tiago Knorst and Mateus Beck Rutzig

A MODULAR AND DISTRIBUTED IMPEDANCE CONTROL ARCHITECTURE ON A CHIP FOR A ROBOTIC HAND 158
Sergio Andres Pertuz Mendez, Daniel Munoz, Cesar Augusto Pena Cortes and Carlos Humberto Llanos
Session 7: Radiation Effects, Reliability and Fail Tolerance

**COMPARATIVE ANALYSIS OF INFERENCE ERRORS IN A NEURAL NETWORK IMPLEMENTED IN SRAM-BASED FPGA INDUCED BY NEUTRON IRRADIATION AND FAULT INJECTION METHODS** 164
Fabio Benevenuti, Fabiano Libano, Vincent Pouget, Fernanda Kastensmidt and Paolo Rech

**HEAVY ION MICROBEAM EXPERIMENTAL STUDY OF ASET ON A FULL-CUSTOM CMOS OPAMP** 170
Andrés Fontana, Sebastián Pazos, Nahuel Vega, Nahuel Müller, Fernando Aguirre, Emanuel De la Fourniere, Mario Debray and Félix Palumbo

**OPERATIONAL AMPLIFIER PERFORMANCE DEGRADATION AND TIME-TO-FAIL DUE TO ELECTROMIGRATION** 175
Rafael Nunes and Roberto Orio

Session 8: MPSoCs & Embedded Software and Systems

**3D-HEVC DMM-1 PARALLELISM EXPLORATION TARGETING MULTICORE SYSTEMS** 181
Gustavo Sanchez, Luciano Agostini, Leonel Sousa and César Marcon

**BROKER FAULT RECOVERY FOR A MULTIPROCESSOR SYSTEM-ON-CHIP MIDDLEWARE** 186
Anderson Domingues, Jean Carlo Hamerski and Alexandre Amory

**HARDWARE-ORIENTED WEDGELET EVALUATION SKIP FOR DMM-1 IN 3D-HEVC** 192
Gustavo Sanchez, Márcio Saldanha, Luciano Agostini and César Marcon

**HYBRID MEMORY CUBE IN EMBEDDED SYSTEMS** 197
Carlos Michel Betemps, Mauricio Lima Pilla and Bruno Zatt

**ENERGY AWARE DEMODULATION IMPLEMENTATION WITH FIXED POINT ADAPTIVE PRECISION FOR OFDM SYSTEMS** 203
Robson Moraes, Juraci Galdino and Ernesto Pinto

Session 9: EDA, Test & Testability

**EXACT MULTI-LEVEL BENCHMARK CIRCUIT GENERATION FOR LOGIC SYNTHESIS EVALUATION** 209
Walter Lau Neto, Vinicius Neves Possani, Felipe Marranghello, Jody Maick Matos, Andre Reis and Renato Ribas
ENHANCING MULTI-THREADED LEGALIZATION THROUGH K-D TREE CIRCUIT PARTITIONING  215
Sheiny Fabre, José Luís Güntzel, Laércio Pilla, Renan Netto, Tiago Fontana and Vinicius Livramento

TESTABLE ERROR DETECTION LOGIC DESIGN APPLIED TO AN ASYNCHRONOUS TIMING RESILIENT TEMPLATE  221
Felipe Kuentzer, Leonardo Juracy, Matheus Moreira and Alexandre Amory

AUTOMATIC OPTIMIZATION OF ROBUST ANALOG CMOS ICS: AN INTERACTIVE GENETIC ALGORITHM DRIVEN BY HUMAN KNOWLEDGE  227
Rodrigo Moreto, Carlos Eduardo Thomaz and Salvador Pinillos Gimenez

Session 10: Analog, RF, Mixed Signal Circuits and Applications II

A NOVEL SPICE MODEL OF MEMRISTIVE DEVICES WITH THRESHOLD CURRENT BASED CONTROL  233
Cesar Dias and Paulo Butzen

A PROGRAMMABLE GAIN AMPLIFIER FOR LOAD DEMODULATION CHANNEL IN A NFC READER CHIP  239
Tarciso A. Martins, Julio Saldaña and Wilhelmus Van Noije

BANDWIDTH EFFICIENT GAUSSIAN MINIMUM FREQUENCY-SHIFT KEYING APPROACH FOR SOFTWARE DEFINED RADIO  245
Lucas Costa Galvão, Candice Muller, Maria Cristina Felippeto de Castro, Fernando César Comparsi de Castro and Kayol Mayer

ULTRA LOW POWER TUNABLE FILTER FOR A LOW PHASE SHIFT ON ELECTROCARDIOGRAM QRS-COMPLEX ACQUISITION  249
Germán Fierro and Fernando Silveira

MULTI-Terminal Piezomosfet Sensor for Stress Measurements in Silicon  254
Jose Luis Ramirez Bohorquez and Fabiano Fruett

A -40 TO 250 °C TRIPLE MODULAR REDUNDANCY TEMPERATURE SENSOR FOR TURBOFAN ENGINES  260
Pietro Maris Ferreira, Martin Schaeffer, Adel Mezuour, Olivier Petit, Caroline Lelandais-Perrault and Gérard Charbonnier