2019 IEEE 30th International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2019)

New York, New York, USA
15 – 17 July 2019
Applications: Machine Learning I

F-E3D: FPGA-based Acceleration of an Efficient 3D Convolutional Neural Network for Human Action Recognition 1

Hongxiang Fan (Imperial College London), Cheng Luo (Fudan University),
Chenglong Zeng (Tianjin University), Martin Ferianc (Imperial College London),
Zhiqiang Que (Imperial College London), Shuanglong Liu (Imperial College London),
Xinyu Niu (Corerain Technologies Ltd.), and Wayne Luk (Imperial College London)

LP-BNN: Ultra-low-Latency BNN Inference with Layer Parallelism 9

Tong Geng (Boston University, USA; Pacific Northwest National Laboratory, USA),
Tianqi Wang (Boston University, USA), Chunshu Wu (Boston University, USA),
Chen Yang (Boston University, USA), Shuaiwen Leon Song (Pacific Northwest National Laboratory, USA),
Ang Li (Pacific Northwest National Laboratory, USA), and Martin Herbordt (Boston University, USA)

Applications: Machine Learning II

Efficient Weight Reuse for Large LSTMs 17

Zhiqiang Que (Imperial College London, UK), Thomas Nugent (Imperial College London, UK),
Shuanglong Liu (Imperial College London, UK), Li Tian (Chinese Academy of Sciences, China),
Xinyu Niu (Corerain Technologies, China), Yongxin Zhu (Chinese Academy of Sciences, China),
and Wayne Luk (Imperial College London, UK)
Photonic Processor for Fully Discretized Neural Networks  

Jeff Anderson (The George Washington University, USA), Shuai Sun (The George Washington University, USA), Yousra Alkabani (The George Washington University, USA), Volker Sorger (The George Washington University, USA), and Tarek El-Ghazawi (The George Washington University, USA)

Lighting Session for Posters

Transparent Heterogeneous Cloud Acceleration  
Jessica Vandebon (Imperial College London, United Kingdom), José G. F. Coutinho (Imperial College London, United Kingdom), Wayne Luk (Imperial College London, United Kingdom), and Thomas Chau (Intel Corporation, United Kingdom)

CRbS: A Code Reordering Based Speeding-up Method of Irregular Loops on CMP  
Yuancheng Li (Xi’an University of Science and Technology, China) and Jiaqi Shi (Xi’an University of Science and Technology, China)

Impact of Structural Faults on Neural Network Performance  
Krishna Teja Chitty-Venkata (Iowa State University) and Arun Somani (Iowa State University)

Energy-Efficient Near-Sensor Convolution using Pulsed Unary Processing  
M. Hassan Najafi (University of Louisiana at Lafayette, USA), S. Rasoul Faraji (University of Minnesota, USA), Kia Bazargan (University of Minnesota, USA), and David Lilja (University of Minnesota, USA)

An Efficient Application Specific Instruction Set Processor (ASIP) for Tensor Computation  
Wei-pei Huang (City University of Hong Kong), Ray C.C. Cheung (City University of Hong Kong), and Hong Yan (City University of Hong Kong)

MITRACA: Manycore Interlinked Torus Reconfigurable Accelerator Architecture  
Riadh Ben Abdelhamid (University of Tsukuba, Japan), Yoshiki Yamaguchi (University of Tsukuba, Japan), and Taisuke Boku (University of Tsukuba, Japan)

DeltaNet: Differential Binary Neural Network  
Yuka Oba (Hokkaido University), Kota Ando (Hokkaido University), Tetsuya Asai (Hokkaido University), Masato Motomura (Tokyo Institute of Technology), and Shinya Takamaeda-Yamazaki (Hokkaido University/JST PRESTO)

Using Residue Number Systems to Accelerate Deterministic Bit-stream Multiplication  
Kamyar Givaki (University of Tehran, Iran), Reza Hojabr (University of Tehran, Iran), M. Hassan Najafi (University of Louisiana at Lafayette, USA), Ahmad Khonsari (University of Tehran and Institute for Research in Fundamental Sciences (IPM), Iran), M. Hossein Gholamrezayi (Shahid Beheshti University, Iran), Saeid Gorgin (Iranian Research Organization for Science and Technology (IROST), Iran), and Dara Rahmati (Shahid Beheshti University, Iran)
Architecture and Synthesis

Maestro: A Memory-on-Logic Architecture for Coordinated Parallel Use of Many Systolic Arrays

H. T. Kung (Harvard University), Bradley McDanel (Harvard University), Sai Qian Zhang (Harvard University), Xin Dong (Harvard University), and Chih Chiang Chen (MediaTek)

Sparstition: A Partitioning Scheme for Large-Scale Sparse Matrix Vector Multiplication on FPGA

Björn Sigurbergsson (TU Delft), Tom Hogervorst (TU Delft), Tong Dong Qiu (Big Data Accelerate B.V.), and Razvan Nane (Big Data Accelerate B.V.)

End-to-end Dynamic Stream Processing on Maxeler HLS Platforms

Charalampos Critikakis (The University of Manchester) and Dirk Koch (The University of Manchester)

Sparse Matrix to Matrix Multiplication: A Representation and Architecture for Acceleration

Sharad Malik (Princeton University) and Pareesa Ameneh Golnari (Google Corp.)

HelmGemm: Managing GPUs and FPGAs for Transprecision GEMM Workloads in Containerized Environments

Dionysios Diamantopoulos (IBM Research - Zurich) and Christoph Hagleitner (IBM Research - Zurich)

Applications: Machine Learning, Robotics, and Simulation I

Error Analysis of the Square Root Operation for the Purpose of Precision Tuning: A Case Study on K-means

Oumaima Matoussi (CEA, LETI, Univ. Grenoble Alpes, France), Yves Durand (CEA, LETI, Univ. Grenoble Alpes, France), Olivier Sentieys (Inria, Univ. Rennes, France), and Anca Molnos (CEA, LETI, Univ. Grenoble Alpes, France)

FPGA Architectures for Real-time Dense SLAM

Quentin Gautier (University of California, San Diego, USA), Alric Althoff (University of California, San Diego, USA), and Ryan Kastner (University of California, San Diego, USA)

Customisable Control Policy Learning for Robotics

Ce Guo (Imperial College London, UK), Wayne Luk (Imperial College London, UK), Stanley Qing Shui Loh (Imperial College London, UK), Alexander Warren (Intel Corporation, UK), and Joshua Levine (Intel Corporation, UK)
Resilient Neural Network Training for Accelerators with Computing Errors 99

Dawen Xu (Hefei University of Technology and Institute of Computing Technology, Chinese Academy of Sciences), Kouzi Xing (Hefei University of Technology), Cheng Liu (Institute of Computing Technology, Chinese Academy of Sciences), Ying Wang (Institute of Computing Technology, Chinese Academy of Sciences), Yulin Dai (Hefei University of Technology), Long Cheng (University College Dublin), Huawei Li (Institute of Computing Technology, Chinese Academy of Sciences), and Lei Zhang (Institute of Computing Technology, Chinese Academy of Sciences)

VLIW Based Runtime Reconfigurable Machine Vision Coprocessor Architecture for Edge Computing 103

Dilshan Kumarathunga (University of Moratuwa, Sri Lanka), Omega Gamage (University of Moratuwa, Sri Lanka), Asitha Samarasinghe (University of Moratuwa, Sri Lanka), Nipuna Saranga (University of Moratuwa, Sri Lanka), Ranga Rodrigo (University of Moratuwa, Sri Lanka), and Ajith Pasqual (University of Moratuwa, Sri Lanka)

Hardware Acceleration

PAI-FCNN: FPGA Based Inference System for Complex CNN Models 107

Lixue Xia (Alibaba Group), Lansong Diao (Alibaba Group), Zhao Jiang (Alibaba Group), Hao Liang (Alibaba Group), Kai Chen (Alibaba Group), Li Ding (Alibaba Group), Shunli Dou (Alibaba Group), Zibin Su (Alibaba Group), Meng Sun (Alibaba Group), Jiansong Zhang (Alibaba Group), and Wei Lin (Alibaba Group)

Applications: Image Processing, Networking, and Floating Point Arithmetic I

Event-Based Re-configurable Hierarchical Processors for Smart Image Sensors 115

Pankaj Bhowmik (University of Florida), MD Jubaer Hossain Pantho (University of Florida), and Christophe Bobda (University of Florida)

OpenVX Graph Optimization for Visual Processor Units 123

Madushan Abeysinghe (University of South Carolina), Jesse Villarreal (Texas Instruments), Lucas Weaver (Texas Instruments), and Jason Bakos (University of South Carolina)

Application Specific Architecture for Hardware Accelerating HOG-SVM to Achieve High Throughput on HD Frames 131

Piyumal Ranawaka (University of Moratuwa, Sri Lanka), Mongkol Ekpanyapong (Asian Institute of Technology, Thailand), Adriano Tavares (University of Minho, Portugal), Jorge Cabral (University of Minho, Portugal), Krit Athikulwongse (National Electronics and Computer Technology Center (NECTEC), Thailand), and Vitor Silva (University of Minho, Portugal)
Lighting Session for Posters

A Quantitative Approach for Refactoring NFV-based Mobile Core Networks .......................... 135
Wei-Kuo Chiang (National Chung Cheng University) and He-Xin Chen
(National Chung Cheng University)

Fooling AI with AI: An Accelerator for Adversarial Attacks on Deep Learning Visual Classification 136
Haoqiang Guo (Louisiana State University), Lu Peng (Louisiana State University), Jian Zhang (Louisiana State University), Fang Qi (Louisiana State University), and Lide Duan (Alibaba Group)

A Virtual Image Accelerator for Graph Cuts Inference on FPGA ........................................ 137
Tianqi Gao (Department of Electrical and Computer Engineering University of Illinois at Urbana Champaign) and Rob A. Rutenbar (Department of Computer Science and Department of Electrical and Computer Engineering University of Pittsburgh)

Implications for Hardware Acceleration of Malware Detection ........................................... 138
Byeong Kil Lee (University of Colorado at Colorado Springs) and Jordan Pattee (University of Colorado at Colorado Springs)

POSTER: GPUs Pipeline Latency Analysis ............................................................................. 139
Yehia Arafa (New Mexico State University), Abdel-Hameed A. Badawy (New Mexico State University), Gopinath Chennupati (Los Alamos National Laboratory), Nandakishore Santhi (Los Alamos National Laboratory), and Stephan Eidenbenz (Los Alamos National Laboratory)

Context-Aware Number Generator for Deterministic Bit-stream Computing ....................... 140
Sina Asadi (University of Louisiana at Lafayette) and M. Hassan Najafi (University of Louisiana at Lafayette)

Smart Rabbit – A Wearable Device As An Intelligent Pacer for Marathon Runners ............ 141
Wenpei Zheng (Yuan Ze University), Sheng-Yang Chiu (Yuan Ze University), Jui-Chien Hsieh (Yuan Ze University), and Chaochang Chiu (Yuan Ze University)

In Memory Computing

Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU) .................. 142
Shahar Kvatinsky (Technion)

PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations .......... 149
Oscar Castaño (Cornell University, USA), Maria Bobbett (Cornell University, USA), Alexandra Gallyas-Sanchez (Cornell University, USA), and Christoph Studer (Cornell University, USA)

Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design .................. 157
Feng Wang (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Guojie Luo (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Guangyu Sun (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Jixi Zhang (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Peng Huang (Institute of Microelectronics, Peking University, Beijing, China), and Jinfeng Kang (Institute of Microelectronics, Peking University, Beijing, China)
Applications: Machine Learning, Robotics, and Simulation II

An Overlay Architecture for Pattern Matching .............................................. 165
Rasha Karakchi (University of South Carolina), Charles Daniels
(University of South Carolina), and Jason Bakos (University of South Carolina)

Towards Real Time Radiotherapy Simulation ........................................... 173
Nils Voss (Department of Computing, Imperial College London, UK,
Maxeler Technologies, London, UK), Peter Ziegenhein (Joint Department
of Physics at The Institute of Cancer Research and The Royal Marsden
NHS Foundation Trust, UK), Lukas Vermond (Maxeler Technologies,
London, UK, TU Delft, Netherlands), Joost Hoozemans (Maxeler
Technologies, London, UK), Oskar Mencer (Maxeler Technologies, London,
UK), Uwe Oelfke (Joint Department of Physics at The Institute of
Cancer Research and The Royal Marsden NHS Foundation Trust, UK), Wayne
Luk (Department of Computing, Imperial College London, UK), and Georgi
Gaydadjiev (Department of Computing, Imperial College London, UK,
Maxeler Technologies, London, UK)

Accelerating AP3M-Based Computational Astrophysics Simulations with Reconfigurable Clusters ................................................................. 181
Tianqi Wang (University of Science and Technology of China), Tong Geng
(Boston University), Xi Jin (University of Science and Technology of
China), and Martin Herbordt (Boston University)

A Programmable Architecture for Robot Motion Planning Acceleration .............................................. 185
Sean Murray (Duke University), Will Floyd-Jones (Duke University),
George Konidaris (Brown University), and Daniel J. Sorin (Duke
University)

Emerging Technologies

Leveraging Energy Cycle Regularity to Predict Adaptive Mode for Non-volatile Processors ................................................................. 189
Zejun Shi (Tsinghua University, China), Dongqin Zhou (Capital Normal
University, China), Keni Qiu (Capital Normal University, China), and
Jiwu Shu (Tsinghua University, China)

An Adaptive Memory Management Strategy Towards Energy Efficient Machine Inference in Event-Driven
Neuromorphic Accelerators ................................................................. 197
Saunak Saha (Iowa State University, USA), Henry Duwe (Iowa State
University, USA), and Joseph Zambreno (Iowa State University, USA)

Improving Emulation of Quantum Algorithms using Space-Efficient Hardware Architectures ................................................................. 206
Naveed Mahmud (University of Kansas) and Esam El-Araby (University of
Kansas)

Combining Clock and Voltage Noise Countermeasures Against Power Side-Channel Analysis ................................................................. 214
Jacqueline Lagasse (University of Massachusetts Amherst), Christopher
Bartoli (University of Massachusetts Amherst), and Wayne Burleson
(University of Massachusetts Amherst)
Applications: Image Processing, Networking, and Floating Point Arithmetic II

Investigating the Feasibility of FPGA-based Network Switches 218
Jiuxi Meng (Imperial College London), Nadeen Gebara (Imperial College London), Ho-Cheung Ng (Imperial College London), Paolo Costa (Microsoft Research), and Wayne Luk (Imperial College London)

Brett Mathis (Oklahoma State University) and James Stine (Oklahoma State University)

SMPTE ST 2110 Compliant Scalable Architecture on FPGA for end to end Uncompressed Professional Video Transport Over IP Networks 235
Nisal Ranasinghe (University of Moratuwa, Sri Lanka), Ravindu Bangamuarachchi (University of Moratuwa, Sri Lanka), Jayath Seneviratne (University of Moratuwa, Sri Lanka), Achini Jayawardane (University of Moratuwa, Sri Lanka), Ajith Pasqual (University of Moratuwa, Sri Lanka), and R. M. A. U. Senarath (Paraqum Technologies, Sri Lanka)

Hardware Acceleration II

Understanding Performance Gains of Accelerator-Rich Architectures 239
Zhenman Fang (Simon Fraser University), Farnoosh Javadi (UCLA), Jason Cong (UCLA), and Glenn Reinman (UCLA)

Design Methodologies I

Base64 Encoding on Heterogeneous Computing Platforms 247
Zheming Jin (Argonne National Lab) and Hal Finkel (Argonne National Lab)

Statistical Performance Prediction for Multicore Applications Based on Scalability Characteristics 255
Oliver Jakob Arndt (Leibniz University Hannover, Institute of Microelectronic Systems), Matthias Lüders (Leibniz University Hannover, Institute of Microelectronic Systems), and Holger Blume (Leibniz University Hannover, Institute of Microelectronic Systems)

Design Methodologies II

Molecular Dynamics Range-Limited Force Evaluation Optimized for FPGAs 263
Chen Yang (Boston University), Tong Geng (Boston University), Tianqi Wang (University of Science and Technology of China), Charles Lin (Silicon Therapeutics), Jiayi Sheng (Falcon Computing Solutions, Inc.), VIPIN Sachdeva (Silicon Therapeutics), Woody Sherman (Silicon Therapeutics), and Martin Herbordt (Boston University)
Refine and Recycle: A Method to Increase Decompression Parallelism

Jian Fang (Delft University of Technology), Jianyu Chen (Delft University of Technology), Jinho Lee (IBM Austin), Zaid Al-Ars (Delft University of Technology), and H.Peter Hofstee (IBM Austin & TU Delft)

Efficient Architectures and Implementation of Arithmetic Functions Approximation Based Stochastic Computing

Tieu-Khanh Luong (University College Cork, Ireland), Van-Tinh Nguyen (Nara Institute of Science and Technology, Japan), Anh-Thai Nguyen (Le Quy Don Technical University, Vietnam), and Emanuel Popovici (University College Cork, Ireland)

Bank-selective Strategy for Gate-based Ternary Content-addressable Memory on FPGAs

Muhammad Irfan (City University of Hong Kong, Hong Kong), Ray C. C. Cheung (City University of Hong Kong, Hong Kong), and Zahid Ullah (CECOS University of IT and Emerging Sciences, Pakistan)

Author Index

xii